{"id":"https://openalex.org/W2159613434","doi":"https://doi.org/10.1109/esscirc.2008.4681896","title":"Implementation of a phase-encoding signalling prototype chip","display_name":"Implementation of a phase-encoding signalling prototype chip","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2159613434","doi":"https://doi.org/10.1109/esscirc.2008.4681896","mag":"2159613434"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2008.4681896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015051849","display_name":"Crescenzo D\u2019Alessandro","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100790","display_name":"Designability","ror":"https://ror.org/01datx010","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210100790"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Crescenzo D'Alessandro","raw_affiliation_strings":["PicoChip Designs Limited, Bath, UK"],"affiliations":[{"raw_affiliation_string":"PicoChip Designs Limited, Bath, UK","institution_ids":["https://openalex.org/I4210100790"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043467352","display_name":"A. Bystrov","orcid":"https://orcid.org/0000-0001-9338-2535"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alex Bystrov","raw_affiliation_strings":["MicroElectronics Design Group, School of EECE, Merz Court, University of Newcastle, UK"],"affiliations":[{"raw_affiliation_string":"MicroElectronics Design Group, School of EECE, Merz Court, University of Newcastle, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["MicroElectronics Design Group, School of EECE, Merz Court, University of Newcastle, UK"],"affiliations":[{"raw_affiliation_string":"MicroElectronics Design Group, School of EECE, Merz Court, University of Newcastle, UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015051849"],"corresponding_institution_ids":["https://openalex.org/I4210100790"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1792937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3728","issue":null,"first_page":"478","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.723957359790802},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.699015736579895},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6510045528411865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6454060673713684},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49430108070373535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43956902623176575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41904351115226746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3453415632247925},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.26617932319641113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21071156859397888},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07117486000061035}],"concepts":[{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.723957359790802},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.699015736579895},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6510045528411865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6454060673713684},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49430108070373535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43956902623176575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41904351115226746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3453415632247925},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.26617932319641113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21071156859397888},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07117486000061035},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2008.4681896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320295","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1489167655","https://openalex.org/W1945151080","https://openalex.org/W1999162711","https://openalex.org/W2035440643","https://openalex.org/W2058337593","https://openalex.org/W2098808037","https://openalex.org/W2109012813","https://openalex.org/W2112431253","https://openalex.org/W2118978695","https://openalex.org/W2138554927","https://openalex.org/W2146587443","https://openalex.org/W2163337637","https://openalex.org/W2164920557","https://openalex.org/W2169773081","https://openalex.org/W2177001705"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845"],"abstract_inverted_index":{"We":[0],"report":[1],"the":[2,5,22],"results":[3,32],"of":[4,13,24,29],"first":[6],"prototype":[7],"chip":[8],"containing":[9],"a":[10,27,45],"silicon":[11],"implementation":[12],"dual-rail":[14],"phase-encoded":[15],"links,":[16],"where":[17],"information":[18],"is":[19],"transmitted":[20],"using":[21,41],"order":[23],"events":[25],"on":[26,44],"pair":[28],"wires.":[30],"The":[31],"show":[33],"successful":[34],"communication":[35],"at":[36],"bitrates":[37],"exceeding":[38],"2":[39],"GB/s":[40],"standard-cell":[42],"implementations":[43],"0.13":[46],"mum":[47],"technology.":[48]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}