{"id":"https://openalex.org/W2136114191","doi":"https://doi.org/10.1109/esscirc.2008.4681882","title":"A fractional spur reduction technique for RF TDC-based all digital PLLs","display_name":"A fractional spur reduction technique for RF TDC-based all digital PLLs","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2136114191","doi":"https://doi.org/10.1109/esscirc.2008.4681882","mag":"2136114191"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2008.4681882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082569089","display_name":"Ping-Ying Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ping-Ying Wang","raw_affiliation_strings":["MediaTek, Inc., HsinChu, Taiwan","Mediatek Inc., Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100809620","display_name":"Hsiang-Hui Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Hui Chang","raw_affiliation_strings":["MediaTek, Inc., HsinChu, Taiwan","Mediatek Inc., Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005357456","display_name":"Jing-Hong Conan Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Hong Conan Zhan","raw_affiliation_strings":["MediaTek, Inc., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082569089"],"corresponding_institution_ids":["https://openalex.org/I4210148979"],"apc_list":null,"apc_paid":null,"fwci":1.9977,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87125875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"422","last_page":"425"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.8534663915634155},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8075851798057556},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7290709018707275},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6012163162231445},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5828516483306885},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5009973049163818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3679511547088623},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.291667640209198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25379836559295654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22456902265548706}],"concepts":[{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.8534663915634155},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8075851798057556},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7290709018707275},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6012163162231445},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5828516483306885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5009973049163818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3679511547088623},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.291667640209198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25379836559295654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22456902265548706},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2008.4681882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1974534995","https://openalex.org/W2079229908","https://openalex.org/W2084208879","https://openalex.org/W2103429594","https://openalex.org/W2139828250","https://openalex.org/W2153267648","https://openalex.org/W2171035445","https://openalex.org/W2177833654"],"related_works":["https://openalex.org/W2242079364","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2776212486","https://openalex.org/W2049525097","https://openalex.org/W2964943829","https://openalex.org/W2516063142","https://openalex.org/W2372909716","https://openalex.org/W2326560183","https://openalex.org/W2382048028"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,48],"technique":[4,44,63],"is":[5,45,64],"proposed":[6],"to":[7,38,47],"suppress":[8],"the":[9,16,28,43],"fractional":[10,29],"spur":[11],"induced":[12],"by":[13,33],"non-linearity":[14],"of":[15],"loop":[17],"in":[18],"all":[19,50],"digital":[20,51],"PLLs":[21],"(ADPLLs).":[22],"The":[23,57],"measurement":[24],"results":[25],"show":[26],"that":[27],"spurs":[30],"are":[31],"reduced":[32],"at":[34,54],"least":[35],"9":[36],"dB,":[37],"below":[39],"-75":[40],"dBc,":[41],"when":[42],"applied":[46],"conventional":[49],"PLL":[52],"(ADPLL)":[53],"3.6":[55],"GHz.":[56],"extra":[58],"silicon":[59],"area":[60],"needed":[61],"for":[62],"only":[65],"0.02":[66],"mm":[67],"<sup":[68],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[70],".":[71]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}