{"id":"https://openalex.org/W2126346699","doi":"https://doi.org/10.1109/esscirc.2008.4681833","title":"A multiword based high speed ECC scheme for low-voltage embedded SRAMS","display_name":"A multiword based high speed ECC scheme for low-voltage embedded SRAMS","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2126346699","doi":"https://doi.org/10.1109/esscirc.2008.4681833","mag":"2126346699"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2008.4681833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007313602","display_name":"Shah M. Jahinuzzaman","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Shah Jahinuzzaman","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057092205","display_name":"Tahseen Shakir","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tahseen Shakir","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060887818","display_name":"Sumanjit Singh Lubana","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sumanjit Lubana","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111414250","display_name":"Jaspal Singh Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jaspal Singh Shah","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr.&Comput. Eng., Univ. of Waterloo, Waterloo, ON","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007313602"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73754289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"226","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7273600697517395},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6964778900146484},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4649215042591095},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4139710068702698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3566219210624695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3508165776729584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18169429898262024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11263683438301086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7273600697517395},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6964778900146484},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4649215042591095},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4139710068702698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3566219210624695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3508165776729584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18169429898262024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11263683438301086},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2008.4681833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2025474944","https://openalex.org/W2050431855","https://openalex.org/W2076566564","https://openalex.org/W2103555549","https://openalex.org/W2105460788","https://openalex.org/W2122747234","https://openalex.org/W2123808925","https://openalex.org/W2124071587","https://openalex.org/W2131054871","https://openalex.org/W2141068710","https://openalex.org/W2142358791","https://openalex.org/W4241277933","https://openalex.org/W4248310916"],"related_works":["https://openalex.org/W1975289146","https://openalex.org/W2105887828","https://openalex.org/W2122599759","https://openalex.org/W4236520801","https://openalex.org/W1537234410","https://openalex.org/W1995022398","https://openalex.org/W2484602794","https://openalex.org/W2373013700","https://openalex.org/W2384728854","https://openalex.org/W72233657"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26,53,80],"multiword":[4,140],"based":[5],"error":[6,44],"correction":[7,45],"code":[8],"(MECC)":[9],"scheme":[10],"to":[11,24,82,96],"mitigate":[12],"SEUs":[13],"in":[14,79,108],"low-voltage":[15],"SRAMs.":[16],"MECC":[17,58,106],"combines":[18],"four":[19],"32":[20],"bit":[21,29],"data":[22,65,72],"words":[23,76],"form":[25],"composite":[27,50,75],"128":[28],"ECC":[30,137,141],"word":[31,51,66],"and":[32,43,67,99,117,125,131,138],"uses":[33],"optimized":[34],"transmission-gate":[35],"XOR":[36],"logic,":[37],"thus":[38],"significantly":[39],"reducing":[40],"check-bit":[41],"overhead":[42],"time,":[46],"respectively.":[47],"Use":[48],"of":[49,91],"warrants":[52],"unique":[54],"write":[55],"operation":[56],"where":[57],"updates":[59],"checkbits":[60],"by":[61],"simultaneously":[62],"writing":[63],"one":[64],"reading":[68],"the":[69,88,92],"other":[70],"three":[71],"words.":[73],"Two":[74],"are":[77],"interleaved":[78],"row":[81],"tackle":[83],"multi-bit":[84],"SEU.":[85],"In":[86],"addition,":[87],"supply":[89],"voltage":[90],"SRAM":[93,104],"is":[94],"reduced":[95],"save":[97],"leakage":[98,115],"active":[100,120],"power.":[101],"A":[102],"64kb":[103],"with":[105],"implemented":[107],"90nm":[109],"CMOS":[110],"technology":[111],"consumes":[112],"154":[113],"muW":[114,119],"power":[116,121],"375":[118],"at":[122],"0.6":[123],"V":[124],"100":[126],"MHz,":[127],"showing":[128],"improved":[129],"area":[130],"speed-power":[132],"efficiency":[133],"than":[134],"conventional":[135],"single-word":[136],"existing":[139],"schemes.":[142]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}