{"id":"https://openalex.org/W2025119711","doi":"https://doi.org/10.1109/eit.2012.6220604","title":"Overlay-NoC and H-Phy based computing using modern Chip Multiprocessors","display_name":"Overlay-NoC and H-Phy based computing using modern Chip Multiprocessors","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2025119711","doi":"https://doi.org/10.1109/eit.2012.6220604","mag":"2025119711"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2012.6220604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2012.6220604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023686398","display_name":"Grzegorz Chmaj","orcid":"https://orcid.org/0000-0002-2297-5592"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Grzegorz Chmaj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080391734","display_name":"Dawid Zydek","orcid":null},"institutions":[{"id":"https://openalex.org/I106969075","display_name":"Idaho State University","ror":"https://ror.org/0162z8b04","country_code":"US","type":"education","lineage":["https://openalex.org/I106969075"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dawid Zydek","raw_affiliation_strings":["Department of Electrical Engineering, Idaho State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Idaho State University, USA","institution_ids":["https://openalex.org/I106969075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014613236","display_name":"Yehia Z. Elhalwagy","orcid":"https://orcid.org/0000-0003-1577-1767"},"institutions":[{"id":"https://openalex.org/I106969075","display_name":"Idaho State University","ror":"https://ror.org/0162z8b04","country_code":"US","type":"education","lineage":["https://openalex.org/I106969075"]},{"id":"https://openalex.org/I4210100308","display_name":"Military Technical College","ror":"https://ror.org/01337pb37","country_code":"EG","type":"education","lineage":["https://openalex.org/I4210100308"]}],"countries":["EG","US"],"is_corresponding":false,"raw_author_name":"Yehia Z. Elhalwagy","raw_affiliation_strings":["Department of Electrical Engineering, Idaho State University, Las Vegas, USA","Military Technical College, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Idaho State University, Las Vegas, USA","institution_ids":["https://openalex.org/I106969075"]},{"raw_affiliation_string":"Military Technical College, Cairo, Egypt","institution_ids":["https://openalex.org/I4210100308"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110768932","display_name":"Henry Selvaraj","orcid":"https://orcid.org/0000-0001-6166-3826"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Henry Selvaraj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7453,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73369964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"21","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8530063033103943},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8462639451026917},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.6641794443130493},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5258258581161499},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5066412091255188},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5052626729011536},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48251745104789734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47965243458747864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42044156789779663},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3800455331802368},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10988479852676392}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8530063033103943},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8462639451026917},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.6641794443130493},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5258258581161499},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5066412091255188},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5052626729011536},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48251745104789734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47965243458747864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42044156789779663},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3800455331802368},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10988479852676392},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/eit.2012.6220604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2012.6220604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:digitalscholarship.unlv.edu:ece_fac_articles-1476","is_oa":false,"landing_page_url":"https://digitalscholarship.unlv.edu/ece_fac_articles/474","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"},{"id":"pmh:oai:digitalscholarship.unlv.edu:ece_fac_articles-1848","is_oa":false,"landing_page_url":"https://digitalscholarship.unlv.edu/ece_fac_articles/845","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.678.3419","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.678.3419","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://faculty.unlv.edu/chmaj/publications/Chmaj+Zydek+Elhalwagy+Selvaraj+Overlay-NoC+and+H-Phy+based+computing+using+Modern+Chip+MultiProcessors.pdf","raw_type":"text"},{"id":"pmh:oai:oasis.library.unlv.edu:ece_fac_articles-1476","is_oa":false,"landing_page_url":"https://oasis.library.unlv.edu/ece_fac_articles/474","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical & Computer Engineering Faculty Research","raw_type":"conference"},{"id":"pmh:oai:oasis.library.unlv.edu:ece_fac_articles-1848","is_oa":false,"landing_page_url":"https://oasis.library.unlv.edu/ece_fac_articles/845","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical & Computer Engineering Faculty Research","raw_type":"conference"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W160223189","https://openalex.org/W334213327","https://openalex.org/W1975641149","https://openalex.org/W2009450091","https://openalex.org/W2028125914","https://openalex.org/W2040782877","https://openalex.org/W2056690347","https://openalex.org/W2058070443","https://openalex.org/W2073282910","https://openalex.org/W2103756765","https://openalex.org/W2106746804","https://openalex.org/W2114086850","https://openalex.org/W2122076930","https://openalex.org/W2128612770","https://openalex.org/W2169384349","https://openalex.org/W2170509664","https://openalex.org/W6611541768"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2360740901","https://openalex.org/W2021050177","https://openalex.org/W1733143018","https://openalex.org/W2105876736","https://openalex.org/W2374612118","https://openalex.org/W626285796"],"abstract_inverted_index":{"Constant":[0],"growth":[1],"in":[2,9,39],"demand":[3],"for":[4,71],"computational":[5],"power":[6],"requires":[7],"advances":[8],"the":[10,47,53,91],"internal":[11],"mechanisms":[12],"of":[13,49,55,99],"multiprocessor":[14,50,75],"computing":[15,51],"structures.":[16],"Such":[17],"architectures":[18],"may":[19],"include":[20],"many":[21],"(sometimes,":[22],"even":[23],"millions":[24],"of)":[25],"processors":[26],"performing":[27],"processing":[28,72],"tasks.":[29],"Each":[30],"technique":[31],"that":[32],"increases":[33],"efficiency":[34],"leads":[35],"to":[36],"significant":[37],"benefits":[38],"operational":[40],"energy":[41],"and":[42,58,79,86,97,107],"task":[43],"execution":[44],"time.":[45],"Due":[46],"scale":[48],"structures,":[52],"importance":[54],"achieving":[56],"faster":[57],"efficient":[59],"systems":[60],"is":[61,103],"invaluable.":[62],"In":[63],"this":[64],"paper,":[65],"we":[66],"present":[67,90],"two":[68],"different":[69],"approaches":[70],"tasks":[73],"on":[74],"architectures:":[76],"Hardware-Physical":[77],"(H-Phy)":[78],"Overlay-Network-on-Chip":[80],"(Overlay-NoC).":[81],"Both":[82],"methods":[83],"are":[84],"described":[85],"compared.":[87],"We":[88],"also":[89],"research":[92],"plan,":[93],"models,":[94],"simulation":[95],"assumptions,":[96],"results":[98],"research.":[100],"The":[101],"paper":[102],"summarized":[104],"with":[105],"conclusions":[106],"future":[108],"work":[109],"plan.":[110]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}