{"id":"https://openalex.org/W2117847739","doi":"https://doi.org/10.1109/ecctd.2011.6043852","title":"Design and realization of a filter bank by switched capacitor technique","display_name":"Design and realization of a filter bank by switched capacitor technique","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2117847739","doi":"https://doi.org/10.1109/ecctd.2011.6043852","mag":"2117847739"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047117436","display_name":"Ji\u0159\u00ed Hospodka","orcid":"https://orcid.org/0000-0002-0155-3884"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Hospodka","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University in Prague, Prague, Czech Republic","Czech Technical University in Prague, Faculty of Electrical Engineering, Technick\u00e1 2, 166 27, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Czech Technical University in Prague, Faculty of Electrical Engineering, Technick\u00e1 2, 166 27, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085895404","display_name":"Pavel Sovka","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pavel Sovka","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University in Prague, Prague, Czech Republic","Czech Technical University in Prague, Faculty of Electrical Engineering, Technick\u00e1 2, 166 27, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Czech Technical University in Prague, Faculty of Electrical Engineering, Technick\u00e1 2, 166 27, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045998669","display_name":"B. P\u0161eni\u010dka","orcid":null},"institutions":[{"id":"https://openalex.org/I8961855","display_name":"Universidad Nacional Aut\u00f3noma de M\u00e9xico","ror":"https://ror.org/01tmp8f25","country_code":"MX","type":"education","lineage":["https://openalex.org/I8961855"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Bohumil Psenicka","raw_affiliation_strings":["Department of Telecommunication, University National Autonomous of Mexico, Mexico, Distrito Federal, Mexico","University National Autonomous of Mexico, Dept. of Telecommunication, Universidad 3000 D.F., Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Telecommunication, University National Autonomous of Mexico, Mexico, Distrito Federal, Mexico","institution_ids":[]},{"raw_affiliation_string":"University National Autonomous of Mexico, Dept. of Telecommunication, Universidad 3000 D.F., Mexico","institution_ids":["https://openalex.org/I8961855"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.286,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.48604098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"37","issue":null,"first_page":"753","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9300000071525574,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9222999811172485,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.8148180246353149},{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.6957336664199829},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.6852918863296509},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5673875212669373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5667902827262878},{"id":"https://openalex.org/keywords/filter-bank","display_name":"Filter bank","score":0.566381573677063},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5574634671211243},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5482301712036133},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5019335746765137},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.27610039710998535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2727651000022888},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21047109365463257},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2062990963459015},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06001502275466919}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.8148180246353149},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.6957336664199829},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6852918863296509},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5673875212669373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5667902827262878},{"id":"https://openalex.org/C100515483","wikidata":"https://www.wikidata.org/wiki/Q3268235","display_name":"Filter bank","level":3,"score":0.566381573677063},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5574634671211243},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5482301712036133},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5019335746765137},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.27610039710998535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2727651000022888},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21047109365463257},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2062990963459015},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06001502275466919},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2011.6043852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W589939256","https://openalex.org/W1481646516","https://openalex.org/W1496473457","https://openalex.org/W2166860554","https://openalex.org/W2246338385","https://openalex.org/W2510739452","https://openalex.org/W3151844557"],"related_works":["https://openalex.org/W4300627070","https://openalex.org/W2065338826","https://openalex.org/W2505723433","https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W360219038","https://openalex.org/W2129450128","https://openalex.org/W2765889801","https://openalex.org/W2149797015","https://openalex.org/W2124313625"],"abstract_inverted_index":{"The":[0,20,30,56,72,94],"aim":[1],"of":[2,10,22,59,75],"this":[3,26],"paper":[4],"is":[5,28,54],"to":[6,43,47],"describe":[7],"a":[8],"method":[9],"filter":[11,36,52],"bank":[12,37,53],"realization":[13,27,69],"using":[14],"the":[15,34,41,50,60,68],"switched":[16],"capacitor":[17],"(SC)":[18],"technique.":[19],"analysis":[21],"steps":[23],"needed":[24],"for":[25,67],"performed.":[29],"correct":[31],"solution":[32],"requires":[33],"IIR":[35],"synthesis":[38],"followed":[39],"by":[40,80],"conversion":[42],"SC":[44,76],"circuits.":[45],"Due":[46],"simplicity":[48],"only":[49],"two-channel":[51],"used.":[55],"main":[57],"points":[58],"whole":[61],"design":[62,74],"procedure":[63],"and":[64,86],"key":[65],"recommendations":[66],"are":[70,97],"given.":[71],"complete":[73],"circuits":[77],"was":[78],"performed":[79],"PraCAn":[81],"package":[82],"in":[83,92,98],"Maple":[84],"program":[85],"resulted":[87],"circuit":[88],"structures":[89],"were":[90],"simulated":[91],"WinSpice.":[93],"obtained":[95],"results":[96],"agreement":[99],"with":[100],"theoretical":[101],"derivations.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}