{"id":"https://openalex.org/W2138702323","doi":"https://doi.org/10.1109/ecctd.2011.6043407","title":"Impact of NMOS/PMOS imbalance in Ultra-Low Voltage CMOS standard cells","display_name":"Impact of NMOS/PMOS imbalance in Ultra-Low Voltage CMOS standard cells","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2138702323","doi":"https://doi.org/10.1109/ecctd.2011.6043407","mag":"2138702323"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["IT","US"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Berkeley Wireless Research Center, UC-Berkeley, USA","Department of Information Engineering, University of Siena, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, UC-Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Information Engineering, University of Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I102064193","https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":3.1325,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9231364,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"536","last_page":"539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9736956357955933},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9651987552642822},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7889267206192017},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5199662446975708},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.515482485294342},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4990963935852051},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4819943308830261},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.45733410120010376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4344528615474701},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42260122299194336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42130327224731445},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37753868103027344},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2959725856781006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26582634449005127}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9736956357955933},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9651987552642822},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7889267206192017},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5199662446975708},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.515482485294342},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4990963935852051},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4819943308830261},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.45733410120010376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4344528615474701},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42260122299194336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42130327224731445},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37753868103027344},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2959725856781006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26582634449005127},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/37287","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/37287","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W41482027","https://openalex.org/W1533614470","https://openalex.org/W1974982221","https://openalex.org/W2017216250","https://openalex.org/W2053774923","https://openalex.org/W2097579177","https://openalex.org/W2133256259","https://openalex.org/W2165937465","https://openalex.org/W4254883677","https://openalex.org/W6631825456","https://openalex.org/W6664021744"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W1742453416","https://openalex.org/W2379197520"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,6,24,36,46,49,64,74,79,82,121],"impact":[4,44,77],"of":[5,45,78],"NMOS/PMOS":[7],"imbalance":[8,33,47,80],"on":[9,48,81],"Ultra-Low":[10],"Voltage":[11],"(ULV)":[12],"circuits":[13],"and":[14,40,124],"their":[15],"design":[16,122],"is":[17,57,88,100],"discussed":[18],"within":[19],"a":[20,92],"unitary":[21],"framework":[22],"for":[23],"first":[25],"time.":[26],"Variations":[27],"are":[28,116],"shown":[29,117],"to":[30,35,102,109,118],"dramatically":[31],"affect":[32],"due":[34,108],"long-tailed":[37],"probability":[38],"density":[39],"high":[41],"variability.":[42],"The":[43,60,76],"minimum":[50],"supply":[51],"voltage":[52],"VDD,minensuring":[53],"correct":[54],"gate":[55],"switching":[56],"studied":[58],"analytically.":[59],"results":[61,66,112],"theoretically":[62],"justify":[63],"experimental":[65],"in":[67,85,113],"[1],":[68],"which":[69],"agree":[70,119],"very":[71],"well":[72],"with":[73,120],"predictions.":[75],"leakage":[83,105],"energy":[84,106],"VLSI":[86],"systems":[87],"also":[89],"analyzed":[90],"through":[91],"simple":[93],"but":[94],"representative":[95],"example.":[96],"An":[97],"analytical":[98],"model":[99],"presented":[101],"predict":[103],"such":[104],"increase":[107],"imbalance.":[110],"Extensive":[111],"65-nm":[114],"CMOS":[115],"considerations":[123],"quantitative":[125],"models":[126],"presented.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}