{"id":"https://openalex.org/W2106253220","doi":"https://doi.org/10.1109/ecctd.2011.6043354","title":"A template router","display_name":"A template router","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2106253220","doi":"https://doi.org/10.1109/ecctd.2011.6043354","mag":"2106253220"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007224473","display_name":"Ahmet Unutulmaz","orcid":"https://orcid.org/0000-0001-7738-9286"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"A. Unutulmaz","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Bogazici University, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Bogazici University, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"G. Dundar","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Bogazici University, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Bogazici University, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F.V. Fernandez","raw_affiliation_strings":["Institute of Microelectronics of Sevilla, CSIC, University of Sevilla, Spain","Institute of Microelectronics of Sevilla, CSIC and University of Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Sevilla, CSIC, University of Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Institute of Microelectronics of Sevilla, CSIC and University of Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2375,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87591006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"334","last_page":"337"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.9067068099975586},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7499866485595703},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6098400354385376},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5695522427558899},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5359659194946289},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5203463435173035},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5115059614181519},{"id":"https://openalex.org/keywords/one-armed-router","display_name":"One-armed router","score":0.4901955723762512},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4862171709537506},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4624837040901184},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.44170382618904114},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40991657972335815},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3368913531303406},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33673566579818726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30909520387649536},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2904421091079712},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1929352581501007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1899794340133667},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10220208764076233},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08488401770591736},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08124250173568726},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0700063407421112}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.9067068099975586},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7499866485595703},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6098400354385376},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5695522427558899},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5359659194946289},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5203463435173035},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5115059614181519},{"id":"https://openalex.org/C152174988","wikidata":"https://www.wikidata.org/wiki/Q7092301","display_name":"One-armed router","level":3,"score":0.4901955723762512},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4862171709537506},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4624837040901184},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.44170382618904114},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40991657972335815},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3368913531303406},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33673566579818726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30909520387649536},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2904421091079712},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1929352581501007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1899794340133667},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10220208764076233},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08488401770591736},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08124250173568726},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0700063407421112},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/83808","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/83808","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1969483458","https://openalex.org/W1978981235","https://openalex.org/W2064086982","https://openalex.org/W2097345923","https://openalex.org/W2098716455","https://openalex.org/W2116989584","https://openalex.org/W2121482944","https://openalex.org/W2148556461","https://openalex.org/W2149029467","https://openalex.org/W4238577093"],"related_works":["https://openalex.org/W2466836499","https://openalex.org/W2353836570","https://openalex.org/W1525405374","https://openalex.org/W1489365096","https://openalex.org/W2138958405","https://openalex.org/W1982609842","https://openalex.org/W2171981275","https://openalex.org/W2032001050","https://openalex.org/W2137496419","https://openalex.org/W2106253220"],"abstract_inverted_index":{"Automatic":[0],"synthesis":[1,34],"of":[2,44,69],"analog":[3],"circuits":[4],"is":[5,39,71,91,97],"being":[6,14],"extensively":[7],"studied":[8],"and":[9,47,87,93],"layout":[10],"parasitics":[11],"are":[12,21],"increasingly":[13],"considered":[15],"in":[16,42],"the":[17,36,48,78,100],"design":[18],"loop.":[19],"Layouts":[20],"built":[22],"either":[23],"through":[24],"optimization":[25],"or":[26],"by":[27],"instancing":[28],"a":[29,32,66,75,84],"template.":[30],"In":[31],"circuit":[33],"loop,":[35],"first":[37],"approach":[38],"very":[40],"expensive":[41],"terms":[43],"time":[45],"complexity":[46],"second":[49],"one":[50],"may":[51],"lead":[52],"low":[53],"quality":[54],"layouts.":[55],"A":[56],"better":[57],"methodology":[58],"will":[59],"be":[60],"to":[61],"combine":[62],"these":[63],"approaches.":[64],"However,":[65],"new":[67],"type":[68],"router":[70,86],"required":[72],"for":[73],"such":[74],"combination;":[76],"namely,":[77],"template":[79,85],"router.":[80],"This":[81],"paper":[82],"presents":[83],"discusses":[88],"how":[89,94],"routing":[90],"coded":[92],"this":[95],"code":[96],"generated":[98],"using":[99],"well":[101],"known":[102],"A*":[103],"Algorithm.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}