{"id":"https://openalex.org/W2771263609","doi":"https://doi.org/10.1109/ecai.2017.8166425","title":"A new low-power full-adder cell for low voltage using CNTFETs","display_name":"A new low-power full-adder cell for low voltage using CNTFETs","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2771263609","doi":"https://doi.org/10.1109/ecai.2017.8166425","mag":"2771263609"},"language":"en","primary_location":{"id":"doi:10.1109/ecai.2017.8166425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai.2017.8166425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 9th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109384582","display_name":"K. S. Jitendra","orcid":null},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"K. S. Jitendra","raw_affiliation_strings":["Dept. of Electronics & Communications Engg, Manipal University, Jaipur, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics & Communications Engg, Manipal University, Jaipur, Rajasthan, India","institution_ids":["https://openalex.org/I164861460"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015064015","display_name":"Avireni Srinivasulu","orcid":"https://orcid.org/0000-0001-6254-7990"},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Avireni Srinivasulu","raw_affiliation_strings":["Dept. of Electronics & Communications Engg, V.F.S.T.R University (Vignan's University), Vadlamudi, A.P, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics & Communications Engg, V.F.S.T.R University (Vignan's University), Vadlamudi, A.P, India","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102448596","display_name":"Brahmadeo Prasad Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brahmadeo Prasad Singh","raw_affiliation_strings":["Dept. of Electronics & Communications Engg, Manipal University, Jaipur, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics & Communications Engg, Manipal University, Jaipur, Rajasthan, India","institution_ids":["https://openalex.org/I164861460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109384582"],"corresponding_institution_ids":["https://openalex.org/I164861460"],"apc_list":null,"apc_paid":null,"fwci":1.5768,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.84772303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9687488079071045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6285331845283508},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6265377402305603},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5587438941001892},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5532759428024292},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4881020486354828},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46830880641937256},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.46573606133461},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4161298871040344},{"id":"https://openalex.org/keywords/carbon-nanotube-field-effect-transistor","display_name":"Carbon nanotube field-effect transistor","score":0.41021835803985596},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3315203785896301},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31247633695602417},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.28967615962028503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21914371848106384},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.16327950358390808},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.13399991393089294}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9687488079071045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6285331845283508},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6265377402305603},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5587438941001892},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5532759428024292},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4881020486354828},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46830880641937256},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.46573606133461},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4161298871040344},{"id":"https://openalex.org/C58916441","wikidata":"https://www.wikidata.org/wiki/Q1778563","display_name":"Carbon nanotube field-effect transistor","level":5,"score":0.41021835803985596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3315203785896301},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31247633695602417},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.28967615962028503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21914371848106384},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.16327950358390808},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.13399991393089294}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecai.2017.8166425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai.2017.8166425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 9th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W1646294624","https://openalex.org/W1842156172","https://openalex.org/W1969157407","https://openalex.org/W1994627436","https://openalex.org/W2000462061","https://openalex.org/W2006097283","https://openalex.org/W2067192709","https://openalex.org/W2091138080","https://openalex.org/W2100280798","https://openalex.org/W2124278579","https://openalex.org/W2138968074","https://openalex.org/W2139978032","https://openalex.org/W2141849037","https://openalex.org/W2147577254","https://openalex.org/W2157555699","https://openalex.org/W2159229333","https://openalex.org/W2166243422","https://openalex.org/W2186458248","https://openalex.org/W2340158304","https://openalex.org/W2479814761","https://openalex.org/W2527714467","https://openalex.org/W2547869729","https://openalex.org/W2558163707","https://openalex.org/W2576326904","https://openalex.org/W3103339143","https://openalex.org/W4301220957","https://openalex.org/W6638957527"],"related_works":["https://openalex.org/W3166220017","https://openalex.org/W4390693432","https://openalex.org/W2945794036","https://openalex.org/W4318262316","https://openalex.org/W2559769120","https://openalex.org/W4206995395","https://openalex.org/W2183648978","https://openalex.org/W2163456301","https://openalex.org/W1584617340","https://openalex.org/W2997250644"],"abstract_inverted_index":{"One":[0],"of":[1,18,20,37,52],"the":[2,7,11,95],"most":[3],"crucial":[4],"components":[5],"in":[6,31],"computing":[8],"devices":[9],"is":[10,23,60,66,75],"full":[12,21,73],"adders.":[13],"The":[14,71],"efficiency":[15],"and":[16,56,80],"effectiveness":[17],"arrays":[19],"adders":[22],"essential;":[24],"thus":[25],"making":[26],"it":[27],"sensible":[28],"to":[29],"put":[30],"a":[32,43,50,76],"reasonable":[33],"effort":[34],"towards":[35],"improvisation":[36],"computational":[38],"devices.":[39],"In":[40],"this":[41],"paper,":[42],"new":[44,63],"1-BIT":[45],"Full":[46],"Adder":[47,86],"(FA)":[48],"with":[49],"combination":[51],"pass":[53],"transistor":[54],"logic":[55,59],"transmission":[57],"gate":[58],"suggested.":[61],"This":[62],"hybrid":[64],"adder":[65,74],"having":[67],"only":[68],"18":[69],"transistors.":[70],"proposed":[72],"CNTFET":[77,91],"based":[78],"design":[79],"also":[81],"implemented":[82],"8-BIT":[83],"Ripple":[84],"carry":[85],"(RCA)":[87],"at":[88],"32":[89],"nm":[90],"model":[92],"files":[93],"using":[94],"Cadence":[96],"virtuoso":[97],"tool.":[98]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}