{"id":"https://openalex.org/W4405361877","doi":"https://doi.org/10.1109/dttis62212.2024.10780233","title":"A 6-bit Low-Area Hybrid ADC Design For System-on-Chip Measurements","display_name":"A 6-bit Low-Area Hybrid ADC Design For System-on-Chip Measurements","publication_year":2024,"publication_date":"2024-10-14","ids":{"openalex":"https://openalex.org/W4405361877","doi":"https://doi.org/10.1109/dttis62212.2024.10780233"},"language":"en","primary_location":{"id":"doi:10.1109/dttis62212.2024.10780233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068896149","display_name":"Nima Kolahimahmoudi","orcid":"https://orcid.org/0009-0004-4575-0558"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nima Kolahimahmoudi","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041202522","display_name":"Giorgio Insinga","orcid":"https://orcid.org/0000-0001-6316-4123"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Insinga","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115428795","display_name":"Stefano Roggi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Stefano Roggi","raw_affiliation_strings":["Infineon Technologies AG,Villach,Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Villach,Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046601176","display_name":"Josef Niederl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Josef Niederl","raw_affiliation_strings":["Infineon Technologies AG,Villach,Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Villach,Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Bernardi","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5068896149"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.1845,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50282352,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6136094331741333},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5682857036590576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5660475492477417},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5193332433700562},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.48775774240493774},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4046521782875061},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33070629835128784},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29829132556915283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15248137712478638},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14026594161987305},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0834868848323822}],"concepts":[{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6136094331741333},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5682857036590576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5660475492477417},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5193332433700562},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.48775774240493774},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4046521782875061},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33070629835128784},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29829132556915283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15248137712478638},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14026594161987305},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0834868848323822}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dttis62212.2024.10780233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1496153961","https://openalex.org/W1983740965","https://openalex.org/W2097606121","https://openalex.org/W2107154455","https://openalex.org/W2108831079","https://openalex.org/W2150419881","https://openalex.org/W2169846106","https://openalex.org/W2489638043","https://openalex.org/W2580715839","https://openalex.org/W2593802580","https://openalex.org/W2802818882","https://openalex.org/W2921568495","https://openalex.org/W2943328367","https://openalex.org/W3147604431","https://openalex.org/W4283772074"],"related_works":["https://openalex.org/W3149091528","https://openalex.org/W2028353274","https://openalex.org/W975020229","https://openalex.org/W2121145321","https://openalex.org/W1902169700","https://openalex.org/W2065289416","https://openalex.org/W2257409576","https://openalex.org/W2502671172","https://openalex.org/W2921226914","https://openalex.org/W3143808432"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"with":[3],"the":[4,9,39,43,86,91,97,100,104,107,114,123,148,157,160,174,179,196,203,207,210,228,233],"declining":[5],"dimensions":[6],"of":[7,42,85,99,106,178,187,195,227,235],"transistors,":[8],"system-on-chips":[10],"(SoCs)":[11],"have":[12],"had":[13],"more":[14],"physical":[15,18],"defects.":[16],"These":[17],"defects":[19],"ultimately":[20],"result":[21],"in":[22,28],"failures":[23],"that":[24],"cannot":[25],"be":[26,200,216],"tolerated":[27],"functional":[29],"safety":[30],"applications":[31],"such":[32,49,60],"as":[33,50,61],"electric":[34],"cars,":[35],"aerospace,":[36],"etc.":[37],"For":[38],"digital":[40,124],"peripherals":[41,204],"SoCs,":[44],"there":[45,54],"are":[46,55,118],"well-known":[47],"methods":[48,56],"scan":[51,63],"chains,":[52],"whereas":[53],"for":[57,78,139,147,159],"analog":[58,62,80,108,115],"circuits":[59],"chains":[64],"or":[65],"Analog":[66],"Test":[67],"Bus":[68],"(ATB).This":[69],"paper":[70],"presents":[71],"a":[72,152,164,184],"6-bit,":[73],"low-area":[74],"Analog-to-Digital":[75],"Converter":[76],"(ADC)":[77],"SoC":[79,101],"voltage":[81],"measurements.":[82],"The":[83,145,168,192,222],"advantage":[84],"proposed":[87,197],"ADC":[88,111,146,158,170,194,198],"design":[89,98,112,229],"is":[90,127,151,163,171,230,238],"low":[92],"additional":[93,211],"area":[94,186,212],"cost":[95],"to":[96,120,122,129],"and":[102,131,142,156,181,209,232],"increasing":[103],"testability":[105],"peripherals.":[109],"This":[110,133],"converts":[113],"signals,":[116],"which":[117,126],"difficult":[119],"observe,":[121],"domain,":[125],"easy":[128],"route":[130],"observe.":[132],"architecture":[134],"comprises":[135],"two":[136],"small":[137],"ADCs":[138],"doing":[140],"coarse":[141,149],"fine":[143,161,193],"conversions.":[144],"conversion":[150,162],"3-bit":[153,165],"SAR":[154],"ADC,":[155],"flash":[166],"ADC.":[167],"suggested":[169],"implemented":[172],"using":[173],"130":[175],"nm":[176],"technology":[177],"Infineon,":[180],"it":[182],"has":[183],"total":[185],"0.007":[188],"mm<sup":[189,219],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[190,220],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[191,221],"can":[199],"shared":[201],"between":[202],"nearby":[205],"inside":[206],"SoC,":[208],"per":[213],"peripheral":[214],"would":[215],"only":[217],"0.0015":[218],"Signal-to-Noise":[223],"Distortion":[224],"Ratio":[225],"(SNDR)":[226],"37dB,":[231],"Figure":[234],"Merit":[236],"(FoM)":[237],"2.15":[239],"pJ/conv.":[240]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-29T08:15:47.926485","created_date":"2025-10-10T00:00:00"}