{"id":"https://openalex.org/W4417169706","doi":"https://doi.org/10.1109/dsd67783.2025.00044","title":"RISC++: Towards an HLS Defined RISC-V SoC","display_name":"RISC++: Towards an HLS Defined RISC-V SoC","publication_year":2025,"publication_date":"2025-09-10","ids":{"openalex":"https://openalex.org/W4417169706","doi":"https://doi.org/10.1109/dsd67783.2025.00044"},"language":null,"primary_location":{"id":"doi:10.1109/dsd67783.2025.00044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd67783.2025.00044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 28th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Guilherme Vareiro De Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Guilherme Vareiro De Oliveira","raw_affiliation_strings":["University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210166615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120734633","display_name":"Vinicius Pirassoli","orcid":null},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Vinicius Pirassoli","raw_affiliation_strings":["University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210166615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102893954","display_name":"Lu\u00eds Miguel Sousa","orcid":"https://orcid.org/0000-0002-1925-8939"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Lu\u00eds Miguel Sousa","raw_affiliation_strings":["University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210166615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001691675","display_name":"Nuno Paulino","orcid":"https://orcid.org/0000-0001-5547-0323"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Paulino","raw_affiliation_strings":["University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210166615"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.43064388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"252","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8256000280380249,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8256000280380249,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.1264999955892563,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.006500000134110451,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5641000270843506},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5328999757766724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5163000226020813},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4456999897956848},{"id":"https://openalex.org/keywords/relevance","display_name":"Relevance (law)","score":0.4410000145435333},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4074999988079071},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.39809998869895935},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3686999976634979}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6873000264167786},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6103000044822693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5952000021934509},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5641000270843506},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5328999757766724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5163000226020813},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4456999897956848},{"id":"https://openalex.org/C158154518","wikidata":"https://www.wikidata.org/wiki/Q7310970","display_name":"Relevance (law)","level":2,"score":0.4410000145435333},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4074999988079071},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.39809998869895935},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3686999976634979},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.3634999990463257},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3294999897480011},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.31869998574256897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31790000200271606},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31349998712539673},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.30720001459121704},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.289900004863739},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.2872999906539917},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.2757999897003174},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2524000108242035},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.25220000743865967},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.25200000405311584},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.25119999051094055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd67783.2025.00044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd67783.2025.00044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 28th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2004340162","https://openalex.org/W2094998159","https://openalex.org/W2331352034","https://openalex.org/W2770020066","https://openalex.org/W2997740413","https://openalex.org/W3013297713","https://openalex.org/W3017745964","https://openalex.org/W3207114783","https://openalex.org/W4232751114","https://openalex.org/W4285204409","https://openalex.org/W4293023520","https://openalex.org/W4307683659","https://openalex.org/W4319988972","https://openalex.org/W4391027683"],"related_works":[],"abstract_inverted_index":{"The":[0],"relevance":[1],"of":[2,15,27,94,109,145,150,162,205],"heterogeneous":[3],"architectures":[4],"has":[5],"significantly":[6],"increased":[7,19],"over":[8],"the":[9,25,48,95,105,128,131],"last":[10],"decade":[11],"due":[12],"to":[13,125],"stagnation":[14],"performance":[16],"scaling.":[17],"Concurrently,":[18],"performance-energy":[20],"tradeoff":[21],"requirements":[22],"driven":[23],"by":[24],"growth":[26],"edge":[28],"computing,":[29],"with":[30],"a":[31,62,70,73,101,135,146,158,163,175,195,202],"large":[32],"focus":[33],"on":[34],"Artificial":[35],"Intelligence":[36],"(AI)":[37],"inference,":[38],"further":[39],"motivates":[40],"efforts":[41],"towards":[42,65],"hardware":[43,129,176],"customization.":[44],"In":[45,118],"this":[46,66,119],"context,":[47],"open":[49],"RISC-V":[50,147,164],"Instruction":[51,90],"Set":[52,91],"Architecture":[53],"(ISA)":[54],"and":[55,85,116,130,142,166,198],"its":[56],"custom":[57,151],"extension":[58],"oriented":[59],"paradigm":[60],"are":[61],"relevant":[63],"technology":[64],"specialization.":[67],"However,":[68],"customizing":[69],"processor":[71],"is":[72],"lengthy":[74],"process":[75],"requiring":[76],"Hardware":[77],"Description":[78],"Language":[79],"(HDL)":[80],"expertise.":[81],"Furthermore,":[82],"for":[83,107,179],"validation":[84],"simulation":[86],"purposes,":[87],"implementing":[88],"an":[89,170,180],"Simulator":[92],"(ISS)":[93],"modified":[96],"core":[97],"may":[98],"also":[99],"be":[100],"necessity.":[102],"This":[103],"introduces":[104],"need":[106],"development":[108,114],"two":[110],"unrelated":[111],"codebases,":[112],"increasing":[113],"time":[115],"effort.":[117],"paper,":[120],"we":[121,192],"explore":[122],"High-Level-Synthesis":[123],"(HLS)":[124],"realize":[126],"both":[127],"respective":[132],"simulator":[133],"through":[134,148,189,201],"single":[136],"codebase,":[137],"which":[138,191],"reduces":[139],"design":[140,161],"effort":[141],"simplifies":[143],"specialization":[144],"specification":[149],"instructions":[152],"at":[153],"high":[154],"level.":[155],"We":[156],"present":[157],"C++":[159],"based":[160],"core,":[165],"validate":[167],"it":[168],"as":[169,172,174],"ISS,":[171],"well":[173],"module":[177],"synthesized":[178],"AMD":[181],"Zynq":[182],"UltraScale+":[183],"Field":[184],"Programmable":[185],"Gate":[186],"Array":[187],"(FPGA)":[188],"HLS,":[190],"integrated":[193],"in":[194],"System-on-Chip":[196],"(SoC),":[197],"functionally":[199],"validated":[200],"state-of-the-art":[203],"set":[204],"unit":[206],"tests.":[207]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-12-09T00:00:00"}