{"id":"https://openalex.org/W4402302720","doi":"https://doi.org/10.1109/dsd64264.2024.00046","title":"Partial Reconfiguration for Energy-Efficient Inference on FPGA: A Case Study with ResNet-18","display_name":"Partial Reconfiguration for Energy-Efficient Inference on FPGA: A Case Study with ResNet-18","publication_year":2024,"publication_date":"2024-08-28","ids":{"openalex":"https://openalex.org/W4402302720","doi":"https://doi.org/10.1109/dsd64264.2024.00046"},"language":"en","primary_location":{"id":"doi:10.1109/dsd64264.2024.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd64264.2024.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 27th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-04699446/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053712777","display_name":"Zhuoer Li","orcid":"https://orcid.org/0000-0002-8788-7059"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Zhuoer Li","raw_affiliation_strings":["LEAT, CNRS, Universit\u00e9 C\u00f4te d\u2019Azur,Sophia Antipolis,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LEAT, CNRS, Universit\u00e9 C\u00f4te d\u2019Azur,Sophia Antipolis,France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036919365","display_name":"S\u00e9bastien Bilavarn","orcid":"https://orcid.org/0000-0002-7492-6936"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S\u00e9bastien Bilavarn","raw_affiliation_strings":["LEAT, CNRS, Universit\u00e9 C\u00f4te d\u2019Azur,Sophia Antipolis,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LEAT, CNRS, Universit\u00e9 C\u00f4te d\u2019Azur,Sophia Antipolis,France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053712777"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I201841394"],"apc_list":null,"apc_paid":null,"fwci":0.9455,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7425336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8781831860542297},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7906339168548584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744139552116394},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6551001071929932},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4494648575782776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42127859592437744},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3995071053504944},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22558021545410156}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8781831860542297},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7906339168548584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744139552116394},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6551001071929932},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4494648575782776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42127859592437744},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3995071053504944},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22558021545410156}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/dsd64264.2024.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd64264.2024.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 27th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04699446v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04699446","pdf_url":"https://hal.science/hal-04699446/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DSD 2024, Aug 2024, Paris, France","raw_type":"Conference papers"},{"id":"pmh:oai:HAL:hal-04700886v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04700886/document","pdf_url":"https://hal.science/hal-04700886v1/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"27th Euromicro Conference Series on Digital System Design (DSD) 2024, Aug 2024, Paris, France","raw_type":"Conference papers"},{"id":"pmh:oai:HAL:hal-04686970v1","is_oa":false,"landing_page_url":"https://hal.science/hal-04686970","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ieeexplore.ieee.org/document/10741787","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-04699446v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04699446","pdf_url":"https://hal.science/hal-04699446/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DSD 2024, Aug 2024, Paris, France","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4402302720.pdf"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1985687979","https://openalex.org/W2194775991","https://openalex.org/W2509535769","https://openalex.org/W2741581557","https://openalex.org/W2787323722","https://openalex.org/W2795915628","https://openalex.org/W2809409253","https://openalex.org/W2809564795","https://openalex.org/W2810861508","https://openalex.org/W2891946740","https://openalex.org/W2903038363","https://openalex.org/W2913221350","https://openalex.org/W2947845658","https://openalex.org/W2974514820","https://openalex.org/W3132745255","https://openalex.org/W3161542527","https://openalex.org/W4210801615","https://openalex.org/W4211085526","https://openalex.org/W4243912920","https://openalex.org/W4399909634"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Efficient":[0],"acceleration":[1,70],"of":[2,47,60],"deep":[3],"convolutional":[4],"neural":[5],"networks":[6],"is":[7,41],"currently":[8],"a":[9,19,51,96],"major":[10],"focus":[11],"in":[12,100,111],"Edge":[13],"Computing":[14],"research.":[15],"This":[16,103],"paper":[17],"presents":[18],"realistic":[20],"case":[21],"study":[22],"on":[23,43,50],"ResNet-18,":[24],"exploring":[25],"Partial":[26],"Reconfiguration":[27],"(PR)":[28],"as":[29],"an":[30],"alternative":[31],"to":[32,55],"the":[33,45,48,58,86],"standard":[34],"static":[35],"reconfigurable":[36,53],"approach.":[37],"The":[38],"PR":[39],"strategy":[40],"based":[42],"sequencing":[44],"layers":[46],"DNN":[49],"single":[52],"region":[54],"significantly":[56],"reduce":[57,72],"amount":[59],"Programmable":[61],"Logic":[62],"(PL)":[63],"resources":[64],"required.":[65],"Results":[66],"demonstrate":[67],"that":[68],"PR-based":[69],"can":[71],"FPGA":[73],"resource":[74],"usage":[75],"by":[76,82,91],"over":[77],"6":[78],"times,":[79,84,93],"power":[80,114],"consumption":[81],"3.2":[83],"and":[85,113],"corresponding":[87],"global":[88],"energy":[89],"cost":[90],"2.7":[92],"with":[94],"only":[95],"17.5":[97],"%":[98],"increase":[99],"execution":[101],"time.":[102],"approach":[104],"shows":[105],"great":[106],"potential":[107],"for":[108],"further":[109],"reductions":[110],"area":[112],"consumption.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}