{"id":"https://openalex.org/W2169337705","doi":"https://doi.org/10.1109/dsd.2003.1231976","title":"Analytical bounds on the threads in IXP1200 network processor","display_name":"Analytical bounds on the threads in IXP1200 network processor","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2169337705","doi":"https://doi.org/10.1109/dsd.2003.1231976","mag":"2169337705"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2003.1231976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020552123","display_name":"Stgs Ramakrishna","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S.T.G.S. Ramakrishna","raw_affiliation_strings":["Indian Institute of Science, Telematics Group, CEDT, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Telematics Group, CEDT, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005842056","display_name":"H. S. Jamadagni","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H.S. Jamadagni","raw_affiliation_strings":["CEDT, Indian Institute of Science, India"],"affiliations":[{"raw_affiliation_string":"CEDT, Indian Institute of Science, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020552123"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4947,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68773373,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"426","last_page":"429"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7715064287185669},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7590636014938354},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6624975800514221},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5703341364860535},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.49082741141319275},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.456617534160614},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.4481668174266815},{"id":"https://openalex.org/keywords/span","display_name":"Span (engineering)","score":0.42046505212783813},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38855278491973877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32733458280563354},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17722338438034058},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12494835257530212}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715064287185669},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7590636014938354},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6624975800514221},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5703341364860535},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.49082741141319275},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.456617534160614},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.4481668174266815},{"id":"https://openalex.org/C2778753569","wikidata":"https://www.wikidata.org/wiki/Q1960395","display_name":"Span (engineering)","level":2,"score":0.42046505212783813},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38855278491973877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32733458280563354},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17722338438034058},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12494835257530212},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2003.1231976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:2702","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W575536152","https://openalex.org/W2030400799","https://openalex.org/W2052259854","https://openalex.org/W2156440845","https://openalex.org/W4243992372","https://openalex.org/W4245232836","https://openalex.org/W6725270107"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W2128178765","https://openalex.org/W2141823036","https://openalex.org/W1974983535","https://openalex.org/W1981281753","https://openalex.org/W2122593349","https://openalex.org/W2059404648","https://openalex.org/W2114770982","https://openalex.org/W3136156262","https://openalex.org/W2117274229"],"abstract_inverted_index":{"Increasing":[0],"link":[1],"speeds":[2],"have":[3],"placed":[4],"enormous":[5],"burden":[6,58],"on":[7,101,106],"the":[8,12,31,36,56,67,83,87,103,107],"processing":[9,60],"requirements":[10],"and":[11,43,86],"processors":[13,24,46],"are":[14,39,47],"expected":[15],"to":[16,35,54],"carry":[17],"out":[18],"a":[19,50,74],"variety":[20],"of":[21,52,59,62,76,110],"tasks.":[22],"Network":[23,45,71],"(NP)":[25],"by":[26,49],"L.":[27],"Geppert":[28],"(2001)":[29],"is":[30,94],"blanket":[32],"name":[33],"given":[34],"processors,":[37],"which":[38],"traded":[40],"for":[41],"flexibility":[42],"performance.":[44],"offered":[48],"number":[51,109],"vendors;":[53],"take":[55],"main":[57],"requirement":[61],"network":[63,92],"related":[64],"operations":[65],"from":[66],"conventional":[68],"processors.":[69,89],"The":[70],"Processors":[72],"cover":[73],"spectrum":[75],"design":[77],"tradeoff,":[78],"that":[79],"span":[80],"in":[81,112],"between":[82],"custom":[84],"ASIC":[85],"general-purpose":[88],"IXP1200":[90,113],"(Intel's":[91],"processor)":[93],"one":[95],"among":[96],"them.":[97],"This":[98],"paper":[99],"focuses":[100],"deriving":[102],"analytical":[104],"bounds":[105],"optimum":[108],"threads":[111],"at":[114],"1Gbps":[115],"wire":[116],"speed.":[117]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}