{"id":"https://openalex.org/W1936887644","doi":"https://doi.org/10.1109/dsd.2001.952124","title":"Reconfigurable computing at Xilinx","display_name":"Reconfigurable computing at Xilinx","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W1936887644","doi":"https://doi.org/10.1109/dsd.2001.952124","mag":"1936887644"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2001.952124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2001.952124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital Systems Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112054275","display_name":"Steven A. Guccione","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.A. Guccione","raw_affiliation_strings":["Xilinx, UK","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, UK","institution_ids":[]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112054275"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":1.2392,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.79182756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9733999967575073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9621000289916992,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8092353343963623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6779553890228271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6437952518463135},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6185259819030762},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5977438688278198},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5045288801193237},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4423182010650635},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.42117607593536377},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40722841024398804}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8092353343963623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6779553890228271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6437952518463135},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6185259819030762},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5977438688278198},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5045288801193237},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4423182010650635},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.42117607593536377},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40722841024398804}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2001.952124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2001.952124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2097456460","https://openalex.org/W1631437749","https://openalex.org/W2134697552","https://openalex.org/W2139930253","https://openalex.org/W2362011796","https://openalex.org/W2526362253","https://openalex.org/W1589728323","https://openalex.org/W2984236338","https://openalex.org/W2099393803","https://openalex.org/W1502060307"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"givem,":[3],"as":[4,55,78,94,115,117,228],"follows.":[5],"In":[6],"the":[7,108,125,159,180,220,232,254,260],"last":[8],"decade":[9],"and":[10,99,207,244,248],"a":[11,24,236],"half,":[12],"Field":[13],"Programmable":[14],"Gate":[15],"Arrays":[16],"(FPGAs)":[17],"have":[18,62],"grown":[19],"from":[20,113,120],"simple":[21,56],"devices":[22,139],"with":[23,135,172,212],"few":[25],"hundred":[26],"programmable":[27],"logic":[28,197],"gates":[29],"to":[30,42,65,156,182],"densities":[31],"beyond":[32],"one":[33,85],"million":[34,86,137],"gates.":[35],"This":[36],"growth":[37],"in":[38,90,187,219],"density":[39,82],"has":[40,83,101],"led":[41],"an":[43],"ever-expanding":[44],"area":[45,221],"of":[46,107,163,166,222,259],"application":[47],"for":[48,69,193,201,240,253],"these":[49,213],"devices.":[50],"From":[51],"their":[52],"early":[53],"use":[54],"interface":[57],"or":[58],"\"glue\"":[59],"logic,":[60],"FPGAs":[61],"moved":[63],"on":[64],"become":[66,102],"popular":[67],"platforms":[68],"implementing":[70],"system":[71,147,194,209],"bus":[72],"interfaces,":[73],"including":[74,149],"industry":[75],"standards":[76],"such":[77,93,227],"PCI.":[79],"As":[80],"device":[81,112],"surpassed":[84],"gates,":[87],"FPGA":[88,184],"co-processing":[89],"data-intensive":[91],"applications":[92],"Digital":[95],"Signal":[96],"Processing":[97],"(DSP)":[98],"networking":[100],"commonplace.":[103],"The":[104],"recent":[105],"announcement":[106],"Virtex":[109],"II":[110],"FPGA+CPU":[111,130],"Xilinx,":[114],"well":[116],"similar":[118],"announcements":[119],"other":[121],"vendors,":[122],"indicate":[123],"that":[124,145],"trend":[126],"toward":[127,234],"single":[128,237,255],"chip":[129,256],"processing":[131],"will":[132,154],"continue.":[133],"And":[134],"ten":[136],"gate":[138],"under":[140],"development,":[141],"it":[142],"is":[143],"expected":[144],"more":[146,150],"functionality,":[148],"general":[151],"purpose":[152],"processing,":[153],"continue":[155],"migrate":[157],"into":[158],"FPGA.":[160],"While":[161],"much":[162],"this":[164],"type":[165],"coprocessing":[167],"can":[168],"also":[169],"be":[170],"accomplished":[171],"fixed":[173],"Application":[174],"Specific":[175],"Integrated":[176],"Circuit":[177],"(ASIC)":[178],"hardware,":[179],"ability":[181],"reprogram":[183],"devices,":[185],"even":[186],"system,":[188],"opens":[189],"up":[190],"new":[191,199,214],"opportunities":[192],"design.":[195],"Reconfigurable":[196],"provides":[198],"methods":[200],"increasing":[202,208],"performance,":[203],"decreasing":[204],"power":[205],"consumption":[206],"functionality.":[210],"Along":[211],"benefits":[215],"come":[216],"challenges,":[217],"particularly":[218],"software":[223],"design":[224],"tools.":[225],"Tools":[226],"Xilinx's":[229],"JBits":[230],"point":[231],"way":[233],"providing":[235,249],"unified":[238],"environment":[239],"programming":[241],"CPUs,":[242],"configuring":[243],"reconfiguring":[245],"hardware":[246],"resources":[247],"integrated":[250],"debug":[251],"support":[252],"reconfigurable":[257],"systems":[258],"future.":[261]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}