{"id":"https://openalex.org/W4401071723","doi":"https://doi.org/10.1109/drc61706.2024.10605460","title":"Three-Input Combinational Logic Gates based on Reconfigurable Si Field-Effect Transistors","display_name":"Three-Input Combinational Logic Gates based on Reconfigurable Si Field-Effect Transistors","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4401071723","doi":"https://doi.org/10.1109/drc61706.2024.10605460"},"language":"en","primary_location":{"id":"doi:10.1109/drc61706.2024.10605460","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/drc61706.2024.10605460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Device Research Conference (DRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038180712","display_name":"Lukas Wind","orcid":"https://orcid.org/0000-0002-1458-1358"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"L. Wind","raw_affiliation_strings":["TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056078883","display_name":"Andreas Fuchsberger","orcid":"https://orcid.org/0009-0003-2848-0480"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Fuchsberger","raw_affiliation_strings":["TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091021842","display_name":"Masiar Sistani","orcid":"https://orcid.org/0000-0001-5730-234X"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Sistani","raw_affiliation_strings":["TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101914544","display_name":"W. Weber","orcid":"https://orcid.org/0000-0001-9504-5671"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W. M. Weber","raw_affiliation_strings":["TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Solid State Electronics,Vienna,Austria,1040","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038180712"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09112321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7591260671615601},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7021430730819702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6195681691169739},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5824875235557556},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5355567336082458},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5140015482902527},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44402605295181274},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38303035497665405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2600129246711731},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23432418704032898},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16674736142158508}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7591260671615601},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7021430730819702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6195681691169739},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5824875235557556},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5355567336082458},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5140015482902527},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44402605295181274},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38303035497665405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2600129246711731},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23432418704032898},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16674736142158508},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/drc61706.2024.10605460","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/drc61706.2024.10605460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Device Research Conference (DRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321181","display_name":"Austrian Science Fund","ror":"https://ror.org/013tf3c58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2563335932","https://openalex.org/W4281700857","https://openalex.org/W4383913253"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2167525841","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2542337934","https://openalex.org/W1985308002","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Reconfigurable":[0],"field-effect":[1],"transistors":[2],"(RFETs)":[3],"are":[4],"an":[5,30],"emerging":[6],"device":[7,40,54,101],"concept":[8],"with":[9,62,128],"increased":[10],"functionality":[11],"and":[12,47,59,66],"configuration":[13],"flexibility,":[14],"overcoming":[15],"limitations":[16],"of":[17,29,120],"rigid":[18],"conventional":[19,90],"CMOS":[20,91],"technologies":[21],"relying":[22],"on":[23],"static":[24],"operation":[25],"schemes.":[26],"Making":[27],"use":[28],"additional":[31],"gate-electrode,":[32],"the":[33,39,82,97,100,117],"so":[34],"called":[35],"polarity":[36],"gate":[37],"(PG),":[38],"can":[41],"be":[42],"dynamically":[43],"switched":[44],"between":[45],"n-":[46],"p-mode":[48],"characteristic":[49],"at":[50,99],"runtime,":[51],"enabling":[52],"new":[53],"concepts":[55],"for":[56,108],"adaptive":[57],"computing":[58],"logic":[60,79,125],"gates":[61],"reduced":[63],"transistor":[64],"count":[65],"latencies.":[67],"[1":[68],",":[69],"2]":[70],"Especially":[71],"minority":[72],"(MIN),":[73],"majority":[74],"(MAJ)":[75],"or":[76],"XOR":[77],"based":[78],"benefit":[80],"from":[81],"symmetrical":[83],"fine-grain":[84],"reconfigurability,":[85],"as":[86,106],"their":[87],"implementation":[88,119],"in":[89],"technology":[92],"is":[93],"rather":[94],"complex.":[95],"Moreover,":[96],"reconfigurability":[98],"level":[102],"has":[103],"been":[104],"identified":[105],"primitives":[107],"hardware":[109],"security":[110],"circuits.":[111],"In":[112],"this":[113],"work,":[114],"we":[115],"demonstrate":[116],"physical":[118],"these":[121],"three":[122],"input":[123],"combinational":[124],"gates,":[126],"realized":[127],"highly":[129],"on-state":[130],"symmetric":[131],"Si":[132],"RFETs.":[133]},"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}