{"id":"https://openalex.org/W2134438329","doi":"https://doi.org/10.1109/dftvs.2003.1250142","title":"An integrated design approach for self-checking FPGAs","display_name":"An integrated design approach for self-checking FPGAs","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2134438329","doi":"https://doi.org/10.1109/dftvs.2003.1250142","mag":"2134438329"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014159983","display_name":"Cristiana Bolchini","orcid":"https://orcid.org/0000-0001-5065-7906"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Bolchini","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090384946","display_name":"Fabio Salice","orcid":"https://orcid.org/0000-0002-0434-0446"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Salice","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Sciuto","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043640623","display_name":"R. Zavaglia","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Zavaglia","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014159983"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76993345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"443","last_page":"450"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8886911869049072},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081496715545654},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6984308958053589},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.558235764503479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5374110341072083},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43141669034957886},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4221140146255493},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41819146275520325},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23333218693733215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17257729172706604},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08125534653663635}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8886911869049072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081496715545654},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6984308958053589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.558235764503479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5374110341072083},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43141669034957886},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4221140146255493},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41819146275520325},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23333218693733215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17257729172706604},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08125534653663635},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2003.1250142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/264507","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/264507","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1832437964","https://openalex.org/W1937598755","https://openalex.org/W1975525054","https://openalex.org/W2011456762","https://openalex.org/W2116120920","https://openalex.org/W2120295190","https://openalex.org/W2121177927","https://openalex.org/W2145767822","https://openalex.org/W2149581858","https://openalex.org/W2150095819","https://openalex.org/W2152577665","https://openalex.org/W2154996425","https://openalex.org/W2162156047","https://openalex.org/W6677197400"],"related_works":["https://openalex.org/W2091330445","https://openalex.org/W2019936863","https://openalex.org/W4253195573","https://openalex.org/W2118796996","https://openalex.org/W2031753133","https://openalex.org/W2151657833","https://openalex.org/W2121364018","https://openalex.org/W4235353373","https://openalex.org/W1502098592","https://openalex.org/W2072910550"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,18,34],"methodology":[4],"for":[5],"designing":[6],"FPGAs":[7],"able":[8],"to":[9],"self-detect":[10],"the":[11,26,30,41],"occurrence":[12],"of":[13,43],"hardware":[14],"failures,":[15],"integrated":[16],"in":[17,29],"standard,":[19],"industrial":[20],"design":[21],"flow.":[22],"The":[23],"approach":[24],"improves":[25],"results":[27],"proposed":[28],"past,":[31],"by":[32],"defining":[33],"testing":[35],"environment":[36],"which":[37],"takes":[38],"into":[39],"account":[40],"peculiarities":[42],"FPGA":[44],"platforms.":[45]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}