{"id":"https://openalex.org/W2120079928","doi":"https://doi.org/10.1109/dftvs.2003.1250122","title":"Analysis and testing of analog and mixed-signal circuits by an operation-region model: a case study of application and implementation","display_name":"Analysis and testing of analog and mixed-signal circuits by an operation-region model: a case study of application and implementation","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2120079928","doi":"https://doi.org/10.1109/dftvs.2003.1250122","mag":"2120079928"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085113239","display_name":"Yoshio Miura","orcid":"https://orcid.org/0000-0002-5605-5452"},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Miura","raw_affiliation_strings":["Graduate School of Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","Graduate School of Engineering, Tokyo Metropolitan University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]},{"raw_affiliation_string":"Graduate School of Engineering, Tokyo Metropolitan University, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044143349","display_name":"Daniela Mitie Kato","orcid":null},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Kato","raw_affiliation_strings":["Graduate School of Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","Graduate School of Engineering, Tokyo Metropolitan University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]},{"raw_affiliation_string":"Graduate School of Engineering, Tokyo Metropolitan University, Japan","institution_ids":["https://openalex.org/I69740276"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085113239"],"corresponding_institution_ids":["https://openalex.org/I69740276"],"apc_list":null,"apc_paid":null,"fwci":1.5798,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82957066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e83 d","issue":null,"first_page":"279","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.801311731338501},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7248656749725342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7246558666229248},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6824272274971008},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6739331483840942},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.5833046436309814},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5761642456054688},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5579822063446045},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5204218029975891},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4734572768211365},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.42258307337760925},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2701864242553711},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16709813475608826},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14950576424598694},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14189013838768005}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.801311731338501},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7248656749725342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7246558666229248},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6824272274971008},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6739331483840942},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.5833046436309814},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5761642456054688},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5579822063446045},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5204218029975891},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4734572768211365},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.42258307337760925},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2701864242553711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16709813475608826},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14950576424598694},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14189013838768005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C107457646","wikidata":"https://www.wikidata.org/wiki/Q207434","display_name":"Human\u2013computer interaction","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320328447","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W192351922","https://openalex.org/W1572212167","https://openalex.org/W1582651131","https://openalex.org/W1924227955","https://openalex.org/W1966958976","https://openalex.org/W1999058593","https://openalex.org/W2036119205","https://openalex.org/W2098167051","https://openalex.org/W2131610230","https://openalex.org/W2133229660","https://openalex.org/W2139000601","https://openalex.org/W2147819306","https://openalex.org/W2157491306","https://openalex.org/W6607764281","https://openalex.org/W6641861479"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W1976825283","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W1493881961","https://openalex.org/W272196929"],"abstract_inverted_index":{"We":[0,58],"have":[1],"developed":[2],"an":[3,36,86],"operation-region":[4],"(OR)":[5],"model":[6,18,48],"for":[7,39],"abstractly":[8],"modeling":[9],"the":[10,25,46,69,74,77,100],"behavior":[11],"of":[12,28,67,76],"analog":[13,40],"and":[14,41,49,61,98],"mixed-signal":[15,42],"circuits.":[16,57],"The":[17],"is":[19],"based":[20],"on":[21],"observing":[22],"changes":[23],"in":[24],"operation":[26],"regions":[27],"MOS":[29],"transistors.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34,79],"propose":[35,60],"analysis":[37],"method":[38,52,66],"circuits":[43],"by":[44,84,109],"applying":[45,68],"OR":[47,70],"apply":[50],"our":[51],"to":[53,81,95,102],"test":[54],"ITC'97":[55],"benchmark":[56],"also":[59],"verify":[62],"a":[63],"more":[64],"efficient":[65],"model.":[71],"To":[72],"enhance":[73],"usability":[75],"model,":[78],"try":[80],"implement":[82],"it":[83],"using":[85],"X-Y":[87],"curve":[88],"method.":[89],"This":[90],"implementation":[91],"maps":[92],"transistor":[93],"ORs":[94],"observable":[96],"values":[97],"provides":[99],"capability":[101],"represent":[103],"common":[104],"conditions":[105],"showing":[106],"behaviors":[107],"caused":[108],"many":[110],"faults.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}