{"id":"https://openalex.org/W1564921302","doi":"https://doi.org/10.1109/dftvs.2003.1250107","title":"ATE-amenable test data compression with no cyclic scan registers","display_name":"ATE-amenable test data compression with no cyclic scan registers","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W1564921302","doi":"https://doi.org/10.1109/dftvs.2003.1250107","mag":"1564921302"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059214704","display_name":"H. Hashempour","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152629","display_name":"Eastern University","ror":"https://ror.org/05e2ncr14","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210152629"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["BD","US"],"is_corresponding":true,"raw_author_name":"H. Hashempour","raw_affiliation_strings":["Department Of ECE, Northeastern University, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department Of ECE, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129","https://openalex.org/I4210152629"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I4210152629","display_name":"Eastern University","ror":"https://ror.org/05e2ncr14","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210152629"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["BD","US"],"is_corresponding":false,"raw_author_name":"F. Lombardi","raw_affiliation_strings":["Department Of ECE, Northeastern University, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department Of ECE, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129","https://openalex.org/I4210152629"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059214704"],"corresponding_institution_ids":["https://openalex.org/I12912129","https://openalex.org/I4210152629"],"apc_list":null,"apc_paid":null,"fwci":3.1597,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.90982644,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6546427011489868},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6510886549949646},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5626461505889893},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5162760615348816},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.5027680397033691},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.47423475980758667},{"id":"https://openalex.org/keywords/compression-ratio","display_name":"Compression ratio","score":0.4652005136013031},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.43904542922973633},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.4339381456375122},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.42125093936920166},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41062310338020325},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39814499020576477},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.39303484559059143},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37604743242263794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35265907645225525},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3265276849269867},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32097241282463074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1983533799648285},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.09281423687934875}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6546427011489868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6510886549949646},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5626461505889893},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5162760615348816},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.5027680397033691},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.47423475980758667},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.4652005136013031},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.43904542922973633},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.4339381456375122},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.42125093936920166},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41062310338020325},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39814499020576477},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.39303484559059143},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37604743242263794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35265907645225525},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3265276849269867},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32097241282463074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1983533799648285},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.09281423687934875},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C511840579","wikidata":"https://www.wikidata.org/wiki/Q12757","display_name":"Internal combustion engine","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1523176169","https://openalex.org/W1588594383","https://openalex.org/W1595368737","https://openalex.org/W1908802429","https://openalex.org/W1928666065","https://openalex.org/W1958365305","https://openalex.org/W2017708378","https://openalex.org/W2020404829","https://openalex.org/W2107800433","https://openalex.org/W2111235632","https://openalex.org/W2135931142","https://openalex.org/W2140255259","https://openalex.org/W2146594632","https://openalex.org/W2148218783","https://openalex.org/W2166054244","https://openalex.org/W4230289422","https://openalex.org/W4230587734","https://openalex.org/W4254102020","https://openalex.org/W6635219794","https://openalex.org/W6635424516","https://openalex.org/W6640565219","https://openalex.org/W6684487061"],"related_works":["https://openalex.org/W1588361197","https://openalex.org/W2147986372","https://openalex.org/W2074302528","https://openalex.org/W2098752843","https://openalex.org/W1979305473","https://openalex.org/W2144004661","https://openalex.org/W4285708951","https://openalex.org/W2165817266","https://openalex.org/W2001352955","https://openalex.org/W2154529098"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3],"a":[4,43],"novel":[5],"data":[6,28,107],"compression":[7],"technique":[8,18,134],"for":[9,112,119,135],"automatic":[10],"test":[11,27,106],"equipment":[12],"(ATE).":[13],"A":[14],"new":[15],"correlation":[16,72,113],"extraction":[17],"is":[19,40,67,75],"presented":[20,126],"which":[21,66],"allows":[22],"spanning":[23],"of":[24,32,53,62,96,99,105,110,131],"the":[25,30,50,63,79,97,100,129,132],"compressed":[26],"over":[29],"memory":[31,87],"multiple":[33],"ATE":[34,83,137],"channels.":[35],"After":[36],"reordering,":[37],"vector":[38],"processing":[39],"executed":[41],"on":[42],"columnwise":[44],"basis":[45],"such":[46],"that":[47],"bits":[48],"in":[49,78],"same":[51],"position":[52],"all":[54],"vectors":[55,74],"are":[56,115,125],"simultaneously":[57],"provided":[58],"to":[59,70,86,127],"each":[60],"pin":[61],"head.":[64],"Differentiation":[65],"commonly":[68],"used":[69],"extract":[71],"among":[73],"not":[76],"required":[77],"proposed":[80,133],"technique.":[81],"Several":[82],"issues":[84],"related":[85],"utilization,":[88],"off-chip":[89],"compression/decompression,":[90],"decompression":[91],"circuitry":[92],"area":[93,98],"overhead":[94],"(inclusive":[95],"cyclic-scan-register,":[101],"CSR),":[102],"and":[103,121],"entropy":[104],"(as":[108],"figure":[109],"merit":[111],"extraction)":[114],"analyzed.":[116],"Experimental":[117],"results":[118],"combinational":[120],"sequential":[122],"benchmark":[123],"circuits":[124],"substantiate":[128],"validity":[130],"an":[136],"environment.":[138]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}