{"id":"https://openalex.org/W2126884690","doi":"https://doi.org/10.1109/dftvs.2002.1173540","title":"Balanced redundancy utilization in embedded memory cores for dependable systems","display_name":"Balanced redundancy utilization in embedded memory cores for dependable systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2126884690","doi":"https://doi.org/10.1109/dftvs.2002.1173540","mag":"2126884690"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102967917","display_name":"Minsu Choi","orcid":"https://orcid.org/0000-0002-9104-0563"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Choi","raw_affiliation_strings":["Department of CS, Oklahoma State University, Stillwater, OK, USA"],"affiliations":[{"raw_affiliation_string":"Department of CS, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112970883","display_name":"N. Park","orcid":"https://orcid.org/0009-0000-0825-402X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Park","raw_affiliation_strings":["Department of CS, Oklahoma State University, Stillwater, OK, USA"],"affiliations":[{"raw_affiliation_string":"Department of CS, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Lombardi","raw_affiliation_strings":["Department of ECE, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075782434","display_name":"Y.B. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y.B. Kim","raw_affiliation_strings":["Department of ECE, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009147954","display_name":"Vincenzo Piuri","orcid":"https://orcid.org/0000-0003-3178-8198"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Piuri","raw_affiliation_strings":["Department of IT, University of Milan, Crema, Italy"],"affiliations":[{"raw_affiliation_string":"Department of IT, University of Milan, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102967917"],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.18714077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"419","last_page":"427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8714852333068848},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8568738698959351},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.681109607219696},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.5491955876350403},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5416543483734131},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.507178783416748},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.5062496066093445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47628775238990784},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4677206575870514},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.44116392731666565},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4302850365638733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.41672271490097046}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8714852333068848},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8568738698959351},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.681109607219696},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.5491955876350403},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5416543483734131},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.507178783416748},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.5062496066093445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47628775238990784},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4677206575870514},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.44116392731666565},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4302850365638733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.41672271490097046},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1922918362","https://openalex.org/W1971327644","https://openalex.org/W2040066907","https://openalex.org/W2071417872","https://openalex.org/W2098987953","https://openalex.org/W2133909305","https://openalex.org/W2144935150","https://openalex.org/W2148045102","https://openalex.org/W2167419667","https://openalex.org/W6640180401"],"related_works":["https://openalex.org/W2313440505","https://openalex.org/W3123744736","https://openalex.org/W2137691148","https://openalex.org/W1505848319","https://openalex.org/W4281399881","https://openalex.org/W2433052208","https://openalex.org/W3166006430","https://openalex.org/W4281971614","https://openalex.org/W2049180840","https://openalex.org/W2096502566"],"abstract_inverted_index":{"Advances":[0],"in":[1,86,163],"revolutionary":[2],"system-on-chip":[3],"(SoC)":[4],"technology":[5],"mainly":[6],"depend":[7],"on":[8],"the":[9,54,152,175],"high":[10],"performance":[11],"and":[12,67,73,82,117,125,145,158,172,190,197],"ultra":[13],"dependable":[14],"system":[15,24,137,178],"core":[16,20,99],"components.":[17],"Among":[18],"those":[19],"components,":[21],"embedded":[22,98,135,176],"memory":[23,58,136,177],"core,":[25],"currently":[26],"acquiring":[27],"54%":[28],"of":[29,37,49,170,174],"SoC":[30,38,50],"area":[31,39,51],"share,":[32],"will":[33],"continue":[34],"its":[35],"domination":[36],"share":[40,52,151],"as":[41,62],"it":[42],"is":[43],"anticipated":[44],"to":[45,65,131,166],"approach":[46],"about":[47],"94%":[48],"by":[53],"year":[55],"2014.":[56],"Since":[57,139],"cells":[59],"are":[60,107,128,161,199],"considered":[61],"more":[63],"prone":[64],"defects":[66],"faults":[68],"than":[69],"logic":[70],"cells,":[71],"redundancy":[72,133,156],"repair":[74],"have":[75],"been":[76],"extensively":[77],"practiced":[78],"for":[79,134,183],"enhancing":[80],"defect":[81],"fault":[83],"tolerance.":[84],"Unlike":[85],"legacy":[87],"PCB":[88],"(printed":[89],"circuit":[90],"board)":[91],"or":[92],"MCM":[93],"(multichip":[94],"module)":[95],"based":[96],"systems,":[97],"components":[100],"cannot":[101],"be":[102],"physically":[103],"replaced":[104],"once":[105],"they":[106],"fabricated":[108],"onto":[109],"a":[110],"SoC.":[111],"To":[112],"realize":[113],"enhanced":[114],"manufacturing":[115,143],"yield":[116,171],"field":[118,149],"reliability,":[119],"both":[120,184,194],"ATE":[121,140],"(automated":[122],"test":[123],"equipment)":[124],"BISR":[126,146],"(built-in-self-repair)":[127],"commonly":[129],"utilized":[130],"allocate":[132],"cores.":[138],"(for":[141,147],"repairing":[142,148],"defects)":[144],"faults)":[150],"given":[153],"redundancy,":[154],"balanced":[155],"partitioning":[157],"utilization":[159],"techniques":[160],"proposed":[162],"this":[164],"paper":[165],"achieve":[167],"optimal":[168],"combination":[169],"reliability":[173],"core.":[179],"Parametric":[180],"simulation":[181],"results":[182],"single":[185],"dimensional":[186,192],"(i.e.,":[187,193],"spare":[188,195],"columns)":[189],"two":[191],"columns":[196],"rows)":[198],"shown.":[200]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}