{"id":"https://openalex.org/W2097280780","doi":"https://doi.org/10.1109/dftvs.2002.1173536","title":"CMOS standard cells characterization for I/sub DDQ/ testing","display_name":"CMOS standard cells characterization for I/sub DDQ/ testing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2097280780","doi":"https://doi.org/10.1109/dftvs.2002.1173536","mag":"2097280780"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056589147","display_name":"Witold A. Pleskacz","orcid":"https://orcid.org/0000-0001-7064-503X"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"W.A. Pleskacz","raw_affiliation_strings":["Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051716219","display_name":"Tomasz Borejko","orcid":"https://orcid.org/0000-0003-4853-3933"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"T. Borejko","raw_affiliation_strings":["Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030763424","display_name":"W. Ku\u017amicz","orcid":"https://orcid.org/0000-0001-5201-2503"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"W. Kuzmicz","raw_affiliation_strings":["Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Inst. of Microelectron. & Optoelectronics, Warsaw Univ. of Technol., Warszawa, Poland","institution_ids":["https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056589147"],"corresponding_institution_ids":["https://openalex.org/I108403487"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54057477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"398"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8242272734642029},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.665148913860321},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6060895919799805},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5813817977905273},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5571399927139282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5462796092033386},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.5280172228813171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4830065965652466},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.457450807094574},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4528816342353821},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41467756032943726},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3238639831542969},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29836422204971313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2820214033126831},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2445245385169983},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19890636205673218},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16982656717300415},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08840695023536682}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8242272734642029},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.665148913860321},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6060895919799805},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5813817977905273},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5571399927139282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5462796092033386},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.5280172228813171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4830065965652466},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.457450807094574},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4528816342353821},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41467756032943726},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3238639831542969},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29836422204971313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2820214033126831},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2445245385169983},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19890636205673218},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16982656717300415},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08840695023536682},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322637","display_name":"Politechnika Warszawska","ror":"https://ror.org/00y0xnp53"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W122496158","https://openalex.org/W134734380","https://openalex.org/W609871766","https://openalex.org/W1496291963","https://openalex.org/W1527363716","https://openalex.org/W1607370427","https://openalex.org/W1890218150","https://openalex.org/W1961775031","https://openalex.org/W1967417417","https://openalex.org/W1969567323","https://openalex.org/W1973017703","https://openalex.org/W1986941465","https://openalex.org/W1988321315","https://openalex.org/W1989858431","https://openalex.org/W1998976901","https://openalex.org/W2042615416","https://openalex.org/W2046045084","https://openalex.org/W2096462688","https://openalex.org/W2098112833","https://openalex.org/W2114888195","https://openalex.org/W2121093655","https://openalex.org/W2123489233","https://openalex.org/W2129555080","https://openalex.org/W2130300051","https://openalex.org/W2142030290","https://openalex.org/W2154418718","https://openalex.org/W2157748808","https://openalex.org/W2166695108","https://openalex.org/W2464905271","https://openalex.org/W2534049282","https://openalex.org/W2574616222","https://openalex.org/W2900256418","https://openalex.org/W4255251068","https://openalex.org/W6604992875","https://openalex.org/W6732199602"],"related_works":["https://openalex.org/W2174547182","https://openalex.org/W2010752054","https://openalex.org/W2543657828","https://openalex.org/W295681459","https://openalex.org/W2148843359","https://openalex.org/W33510349","https://openalex.org/W3147443654","https://openalex.org/W2134896942","https://openalex.org/W2114024801","https://openalex.org/W4231292603"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,37,55,84],"CMOS":[4],"standard":[5,70],"cells":[6],"characterization":[7],"methodology":[8,32],"for":[9,65],"I/sub":[10],"DDQ/":[11],"testing.":[12],"Defect":[13],"statistics":[14],"were":[15,73,98],"taken":[16],"into":[17],"account":[18],"and":[19,52,80,95],"critical":[20],"area":[21],"approach":[22],"was":[23],"used":[24],"to":[25,35,48,53],"generate":[26],"compact":[27],"test":[28,57],"sets.":[29],"The":[30,75],"proposed":[31],"allows":[33],"one":[34],"find":[36,54],"types":[38,82],"of":[39,83,87,91],"faults":[40],"which":[41,59],"may":[42],"occur":[43],"in":[44],"a":[45],"real":[46],"IC,":[47],"determine":[49],"their":[50],"probabilities,":[51],"input":[56],"vectors":[58],"detect":[60],"these":[61],"faults.":[62],"Experimental":[63],"results":[64],"gates":[66,93],"from":[67],"an":[68],"industrial":[69],"cell":[71],"library":[72],"presented.":[74],"complete":[76],"bridging":[77],"fault":[78],"set":[79],"different":[81],"simulation":[85],"conditions":[86],"shorts":[88],"at":[89],"inputs":[90],"logic":[92],"(\"Wired-AND\"":[94],"\"Wired-OR\"":[96],"conditions)":[97],"considered.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}