{"id":"https://openalex.org/W2102682193","doi":"https://doi.org/10.1109/dftvs.2002.1173524","title":"Performance of deadlock-free adaptive routing for hierarchical interconnection network TESH","display_name":"Performance of deadlock-free adaptive routing for hierarchical interconnection network TESH","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2102682193","doi":"https://doi.org/10.1109/dftvs.2002.1173524","mag":"2102682193"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112499001","display_name":"S. Horiguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Horiguchi","raw_affiliation_strings":["Graduate School of Information Science, Japan Advanced Institute of Science and Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Japan Advanced Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070862348","display_name":"Yasuyuki Miura","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Miura","raw_affiliation_strings":["Communication Research Laboratory, Japan"],"affiliations":[{"raw_affiliation_string":"Communication Research Laboratory, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112499001"],"corresponding_institution_ids":["https://openalex.org/I177738480"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18258694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"275","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.803421676158905},{"id":"https://openalex.org/keywords/adaptive-routing","display_name":"Adaptive routing","score":0.7024564743041992},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.7013602256774902},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.679414689540863},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6711416244506836},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6215097308158875},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5713322162628174},{"id":"https://openalex.org/keywords/polygon-mesh","display_name":"Polygon mesh","score":0.4882262051105499},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4657469689846039},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.45735540986061096},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4028233289718628},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.26015445590019226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.803421676158905},{"id":"https://openalex.org/C24856439","wikidata":"https://www.wikidata.org/wiki/Q352483","display_name":"Adaptive routing","level":5,"score":0.7024564743041992},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.7013602256774902},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.679414689540863},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6711416244506836},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6215097308158875},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5713322162628174},{"id":"https://openalex.org/C31487907","wikidata":"https://www.wikidata.org/wiki/Q1154597","display_name":"Polygon mesh","level":2,"score":0.4882262051105499},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4657469689846039},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45735540986061096},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4028233289718628},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.26015445590019226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2008041840","https://openalex.org/W2114053923","https://openalex.org/W2140749187","https://openalex.org/W2147609192","https://openalex.org/W2148323349","https://openalex.org/W6681885211"],"related_works":["https://openalex.org/W2142355100","https://openalex.org/W2121563512","https://openalex.org/W2061862411","https://openalex.org/W2069696496","https://openalex.org/W3185457588","https://openalex.org/W2138332953","https://openalex.org/W2551397502","https://openalex.org/W1998565297","https://openalex.org/W2183199679","https://openalex.org/W2153701519"],"abstract_inverted_index":{"A":[0],"hierarchical":[1],"interconnection":[2],"network,":[3],"TESH":[4],"(Tori":[5],"connected":[6],"mESHes)":[7],"allows":[8],"exploitation":[9],"of":[10,43],"computational":[11],"locality":[12],"as":[13,15],"well":[14],"modular":[16],"future":[17],"expansion.":[18],"An":[19],"excellent":[20],"deadlock-free":[21],"worm-hole":[22],"routing":[23,45],"and":[24,50,53,83],"several":[25],"adaptive":[26,44,74],"routings":[27],"were":[28],"proposed":[29],"by":[30],"allocating":[31],"virtual":[32],"channels":[33],"on":[34,67],"a":[35,56],"basic":[36],"module.":[37],"This":[38],"paper":[39],"addresses":[40],"the":[41,73],"performance":[42,78],"strategies":[46,75],"to":[47,54,87],"avoid":[48,88],"fault":[49,89],"defect":[51],"nodes":[52],"solve":[55],"hot":[57,80],"spot":[58,81],"problem":[59],"for":[60],"dynamic":[61,65,85],"communications.":[62],"By":[63],"simulating":[64],"communication":[66,86],"TESH,":[68],"it":[69],"is":[70],"seen":[71],"that":[72],"much":[76],"improve":[77],"in":[79,84],"communications":[82],"nodes.":[90]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}