{"id":"https://openalex.org/W2171719091","doi":"https://doi.org/10.1109/dftvs.2002.1173512","title":"Matrix-based test vector decompression using an embedded processor","display_name":"Matrix-based test vector decompression using an embedded processor","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2171719091","doi":"https://doi.org/10.1109/dftvs.2002.1173512","mag":"2171719091"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067005185","display_name":"K.J. Balakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K.J. Balakrishnan","raw_affiliation_strings":["Computer Engineering Research Center Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012356472","display_name":"Nur A. Touba","orcid":"https://orcid.org/0000-0001-5083-6701"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.A. Touba","raw_affiliation_strings":["Computer Engineering Research Center Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067005185"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.4855,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.84134705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7184122800827026},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.5523977279663086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5378846526145935},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5131081342697144},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.5034112334251404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5007717609405518},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49721911549568176},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4761885702610016},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47023504972457886},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4690715968608856},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.44273555278778076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38359326124191284},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23920196294784546},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08989983797073364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7184122800827026},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.5523977279663086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5378846526145935},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5131081342697144},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.5034112334251404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5007717609405518},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49721911549568176},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4761885702610016},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47023504972457886},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4690715968608856},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.44273555278778076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38359326124191284},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23920196294784546},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08989983797073364},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2002.1173512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.7638","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.7638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.utexas.edu/~touba/research/dft02-comp.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1908802429","https://openalex.org/W1945071860","https://openalex.org/W2105158459","https://openalex.org/W2106182768","https://openalex.org/W2107800433","https://openalex.org/W2123887421","https://openalex.org/W2128823151","https://openalex.org/W2133595845","https://openalex.org/W2152406824"],"related_works":["https://openalex.org/W2136583354","https://openalex.org/W2128523353","https://openalex.org/W2111238207","https://openalex.org/W2760721665","https://openalex.org/W2291648581","https://openalex.org/W3004013051","https://openalex.org/W2163486680","https://openalex.org/W2542602675","https://openalex.org/W2025078381","https://openalex.org/W2111035841"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,18,65],"new":[4],"compression/decompression":[5],"methodology":[6],"for":[7,25],"using":[8,30],"an":[9],"embedded":[10,99],"processor":[11,63,100],"to":[12,43,57,74,87,106,118],"test":[13,23,39,90,116,120],"the":[14,36,47,55,58,69,75,89,98,103,115,126],"other":[15],"components":[16],"of":[17,38,78,114],"system-on-a-chip":[19],"(SoC).":[20],"The":[21,49,62,81],"deterministic":[22],"vectors":[24,91],"each":[26,79],"core":[27],"are":[28,85],"compressed":[29,50],"matrix-based":[31,82],"operations":[32,83],"that":[33,41,84,125],"significantly":[34],"reduce":[35],"amount":[37],"data":[40,51,70,117],"needs":[42],"be":[44,93,107],"stored":[45],"on":[46],"tester.":[48],"is":[52],"transferred":[53],"from":[54],"tester":[56],"processor's":[59],"on-chip":[60],"memory.":[61],"executes":[64],"program":[66,105],"which":[67],"decompresses":[68],"and":[71,110],"applies":[72],"it":[73],"scan":[76],"chains":[77],"core-under-test.":[80],"used":[86],"decompress":[88],"can":[92],"performed":[94],"very":[95,108],"efficiently":[96],"by":[97],"thereby":[101],"allowing":[102],"decompression":[104],"fast":[109],"provide":[111],"high":[112],"throughput":[113],"minimize":[119],"time.":[121],"Experimental":[122],"results":[123],"demonstrate":[124],"proposed":[127],"approach":[128],"provides":[129],"greater":[130],"compression":[131],"than":[132],"previous":[133],"methods.":[134]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}