{"id":"https://openalex.org/W2142871597","doi":"https://doi.org/10.1109/dftvs.2002.1173511","title":"Adaptable voltage scan testing of charge-sharing faults for domino circuits","display_name":"Adaptable voltage scan testing of charge-sharing faults for domino circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2142871597","doi":"https://doi.org/10.1109/dftvs.2002.1173511","mag":"2142871597"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041509052","display_name":"Ching-Hwa Cheng","orcid":"https://orcid.org/0000-0003-0587-237X"},"institutions":[{"id":"https://openalex.org/I130510345","display_name":"Dayeh University","ror":"https://ror.org/03c6e8r26","country_code":"TW","type":"education","lineage":["https://openalex.org/I130510345"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Hwa Cheng","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Da-Yeh University, Changhua, Taiwan","Dept. of Computer Science and Information Engineering, Da-Yeh University, Changhua, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Da-Yeh University, Changhua, Taiwan","institution_ids":["https://openalex.org/I130510345"]},{"raw_affiliation_string":"Dept. of Computer Science and Information Engineering, Da-Yeh University, Changhua, Taiwan","institution_ids":["https://openalex.org/I130510345"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5041509052"],"corresponding_institution_ids":["https://openalex.org/I130510345"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20459516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.8871233463287354},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6558138132095337},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5762460231781006},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5407845973968506},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5321321487426758},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5234426856040955},{"id":"https://openalex.org/keywords/charge","display_name":"Charge (physics)","score":0.4731791317462921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4701326787471771},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46717366576194763},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4638827443122864},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.462027370929718},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.456545352935791},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4184221029281616},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4169255495071411},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3713935613632202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3573671281337738},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3004903197288513},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27850472927093506},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.18899106979370117},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11307483911514282}],"concepts":[{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.8871233463287354},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6558138132095337},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5762460231781006},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5407845973968506},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5321321487426758},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5234426856040955},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.4731791317462921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4701326787471771},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46717366576194763},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4638827443122864},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.462027370929718},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.456545352935791},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4184221029281616},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4169255495071411},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3713935613632202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3573671281337738},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3004903197288513},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27850472927093506},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.18899106979370117},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11307483911514282},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W2059009651","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2098668540","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W4243655719","https://openalex.org/W2119842574","https://openalex.org/W2206092221"],"abstract_inverted_index":{"Because":[0],"domino":[1,25],"logic":[2,26],"design":[3,21,30],"offers":[4],"smaller":[5],"area":[6],"and":[7,32,110,173],"higher":[8],"speed":[9,185],"than":[10],"complementary":[11],"CMOS":[12],"design,":[13],"it":[14],"has":[15],"been":[16],"very":[17],"popularly":[18],"used":[19],"to":[20,67,85,154,164,178,193],"high-performance":[22],"processors.":[23],"However,":[24],"suffers":[27],"from":[28,169,183],"several":[29],"problems":[31],"one":[33],"of":[34,114,127,131],"the":[35,40,74,86,115,145,166,180,188,195],"most":[36],"notable":[37],"ones":[38],"is":[39,152,191],"charge-sharing":[41,58,62,70,102],"problem.":[42],"Charge":[43],"sharing":[44],"may":[45],"degrade":[46],"output":[47,55],"voltage":[48,139,149,175],"level":[49],"or":[50],"even":[51],"cause":[52],"an":[53],"erroneous":[54],"value":[56],"(called":[57],"fault).":[59],"In":[60],"fact,":[61],"faults":[63,71],"are":[64,134],"extremely":[65],"resistant":[66],"scan":[68,82,122,140,162],"test,":[69],"occurring":[72],"at":[73],"border":[75,108],"gates":[76,109,112],"cannot":[77],"be":[78],"detected":[79],"by":[80,90,121],"any":[81],"method,":[83],"due":[84],"missing":[87],"error":[88,98],"caused":[89,119],"early":[91],"signal":[92],"arrival":[93],"time.":[94],"Further,":[95],"a":[96,160],"killing":[97],"might":[99],"happen":[100],"in":[101],"(CS)":[103],"fault":[104,133],"detection":[105],"for":[106],"both":[107,156],"non-border":[111],"because":[113],"low-speed":[116],"testing":[117,141,196],"problem":[118],"again":[120],"test.":[123],"The":[124],"theoretical":[125],"models":[126],"these":[128],"two":[129],"types":[130],"CS":[132],"thoroughly":[135],"derived.":[136],"An":[137],"adaptable":[138],"technique,":[142],"which":[143],"regulates":[144],"original":[146],"power":[147],"supply":[148],"(V/sub":[150,176],"dd/)":[151],"proposed":[153],"solve":[155],"test":[157,189],"errors.":[158],"Using":[159],"proper":[161],"method":[163],"compromise":[165],"pre-charge":[167],"situation":[168],"earlier":[170],"arriving":[171],"signals,":[172],"high":[174],"dd/+)":[177],"compensate":[179],"over-discharge":[181],"condition":[182],"low":[184],"clock.":[186],"Finally,":[187],"application":[190],"presented":[192],"insure":[194],"quality.":[197]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}