{"id":"https://openalex.org/W2149581858","doi":"https://doi.org/10.1109/dftvs.1999.802900","title":"Transient and permanent fault diagnosis for FPGA-based TMR systems","display_name":"Transient and permanent fault diagnosis for FPGA-based TMR systems","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W2149581858","doi":"https://doi.org/10.1109/dftvs.1999.802900","mag":"2149581858"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.1999.802900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1999.802900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008112608","display_name":"S. D\u2019Angelo","orcid":"https://orcid.org/0000-0003-0597-9249"},"institutions":[{"id":"https://openalex.org/I4210155236","display_name":"National Research Council","ror":"https://ror.org/04zaypm56","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"S. D'Angelo","raw_affiliation_strings":["IFC-Consiglio Nazionale delle Ricerche, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"IFC-Consiglio Nazionale delle Ricerche, Milan, Italy","institution_ids":["https://openalex.org/I4210155236"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Metra","raw_affiliation_strings":["D.E.I.S, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"D.E.I.S, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084737633","display_name":"G.R. Sechi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155236","display_name":"National Research Council","ror":"https://ror.org/04zaypm56","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Sechi","raw_affiliation_strings":["IFC-Consiglio Nazionale delle Ricerche, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"IFC-Consiglio Nazionale delle Ricerche, Milan, Italy","institution_ids":["https://openalex.org/I4210155236"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008112608"],"corresponding_institution_ids":["https://openalex.org/I4210155236"],"apc_list":null,"apc_paid":null,"fwci":1.7608,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.85776912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"330","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.8845140933990479},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8366776704788208},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7533704042434692},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.7144914865493774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6322604417800903},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6130476593971252},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.601975679397583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5443375706672668},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.44732069969177246},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44391703605651855},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4352082312107086},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4288322329521179},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17373141646385193},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.14403370022773743},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07344108819961548}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.8845140933990479},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8366776704788208},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7533704042434692},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.7144914865493774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6322604417800903},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6130476593971252},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.601975679397583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5443375706672668},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.44732069969177246},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44391703605651855},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4352082312107086},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4288322329521179},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17373141646385193},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.14403370022773743},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07344108819961548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.1999.802900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1999.802900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W175038994","https://openalex.org/W1927459197","https://openalex.org/W1937706874","https://openalex.org/W2000259944","https://openalex.org/W2097857072","https://openalex.org/W2105828059","https://openalex.org/W2106335596","https://openalex.org/W2106591146","https://openalex.org/W2118980105","https://openalex.org/W2119588320","https://openalex.org/W2124403117","https://openalex.org/W2131261932","https://openalex.org/W2150158427","https://openalex.org/W2174635824","https://openalex.org/W2497735908","https://openalex.org/W3182208082","https://openalex.org/W4240613689","https://openalex.org/W4243061341","https://openalex.org/W4243891218","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3136752381","https://openalex.org/W2899623659","https://openalex.org/W2770296460","https://openalex.org/W3194108321","https://openalex.org/W2391430654","https://openalex.org/W2040421909","https://openalex.org/W2352822232","https://openalex.org/W3217341593","https://openalex.org/W225539570","https://openalex.org/W2900154978"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"a":[5,18,41,58,107,116],"hardware":[6],"scheme":[7,34,53,65],"to":[8,37,70,89,100,106,115],"allow":[9],"the":[10,46,49,52,72,75],"diagnosis":[11],"of":[12,27,45,74,83,94,110],"transient":[13],"and":[14,55,96],"permanent":[15,61],"faults":[16,113],"affecting":[17],"Triple":[19],"Modular":[20],"Redundancy":[21],"(TMR)":[22],"system":[23],"implemented":[24,91],"by":[25,92],"means":[26,93],"Field":[28],"Programmable":[29],"Gate":[30],"Arrays":[31],"(FPGAs).":[32],"Our":[33,64],"allows":[35],"us":[36],"easily":[38],"identify":[39],"whether":[40,56],"fault":[42,59],"affects":[43],"one":[44],"replicated":[47],"modules,":[48],"voter,":[50],"or":[51,62],"itself;":[54],"such":[57],"is":[60,87],"transient.":[63],"can":[66],"therefore":[67],"be":[68,90],"used":[69],"drive":[71],"selection":[73],"most":[76],"proper":[77],"recovery":[78],"technique":[79],"for":[80],"each":[81],"kind":[82],"diagnosed":[84],"fault.":[85],"It":[86],"suitable":[88],"FPGAs,":[95],"has":[97],"been":[98],"verified":[99],"feature":[101],"self-checking":[102],"ability":[103],"with":[104],"respect":[105],"wide":[108],"set":[109],"possible":[111],"internal":[112],"belonging":[114],"realistic":[117],"set.":[118]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}