{"id":"https://openalex.org/W4416727221","doi":"https://doi.org/10.1109/dft66274.2025.11257488","title":"Special Session: Effective Design, Modeling and Testing Techniques for Digital Computing-in Memories with MAC Function","display_name":"Special Session: Effective Design, Modeling and Testing Techniques for Digital Computing-in Memories with MAC Function","publication_year":2025,"publication_date":"2025-10-21","ids":{"openalex":"https://openalex.org/W4416727221","doi":"https://doi.org/10.1109/dft66274.2025.11257488"},"language":null,"primary_location":{"id":"doi:10.1109/dft66274.2025.11257488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft66274.2025.11257488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058918489","display_name":"Chun-Lung Hsu","orcid":"https://orcid.org/0009-0003-3051-2269"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Lung Hsu","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114858803","display_name":"Yuguang Chen","orcid":"https://orcid.org/0000-0002-1679-6395"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]},{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Guang Chen","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","National Sun Yat-Sen University,Dept. of Computer Science & Eng.,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Sun Yat-Sen University,Dept. of Computer Science & Eng.,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079147069","display_name":"Ting-Yi Wu","orcid":"https://orcid.org/0000-0003-2993-8329"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Yi Wu","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028982435","display_name":"Wei\u2010Hung Lin","orcid":"https://orcid.org/0000-0003-3690-627X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Hung Lin","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060945705","display_name":"Shih-Hsu Huang","orcid":"https://orcid.org/0000-0001-8908-8384"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hsu Huang","raw_affiliation_strings":["Chung Yuan Christian University,Department of Electronic Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"Chung Yuan Christian University,Department of Electronic Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yung-Chi Chia","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chi Chia","raw_affiliation_strings":["Chung Yuan Christian University,Department of Electronic Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"Chung Yuan Christian University,Department of Electronic Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101524012","display_name":"Yu-Chieh Chen","orcid":"https://orcid.org/0000-0002-1838-276X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]},{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chieh Chen","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","National Sun Yat-Sen University,Dept. of Computer Science & Eng.,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Sun Yat-Sen University,Dept. of Computer Science & Eng.,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100741020"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34879431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.37770000100135803,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.37770000100135803,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.20919999480247498,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.06019999831914902,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7389000058174133},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5684000253677368},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5091999769210815},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4587000012397766},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.40849998593330383},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4025999903678894},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.39149999618530273},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.3605000078678131}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7389000058174133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175999879837036},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5684000253677368},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5091999769210815},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4587000012397766},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.40849998593330383},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4025999903678894},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.39149999618530273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3758000135421753},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.3605000078678131},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.35519999265670776},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.349700003862381},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3296000063419342},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.32589998841285706},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.32089999318122864},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3133000135421753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3027999997138977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.289900004863739},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.2831000089645386},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.2793000042438507},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.2705000042915344},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.2655999958515167},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft66274.2025.11257488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft66274.2025.11257488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1418150208","display_name":null,"funder_award_id":"NSTC 113-2640-E-008-001,NSTC 114-2640-E-008-001,NSTC 114-2218-E-002-032-MBK","funder_id":"https://openalex.org/F2461203286","funder_display_name":"National Science and Technology Council"}],"funders":[{"id":"https://openalex.org/F2461203286","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W2102727118","https://openalex.org/W2109007518","https://openalex.org/W2110637318","https://openalex.org/W2114405765","https://openalex.org/W2117531486","https://openalex.org/W2125071161","https://openalex.org/W2147730891","https://openalex.org/W2148461984","https://openalex.org/W2155245062","https://openalex.org/W2170217866","https://openalex.org/W2981537656","https://openalex.org/W3115575231","https://openalex.org/W3134526034","https://openalex.org/W3135906938","https://openalex.org/W3139521791","https://openalex.org/W3185896771","https://openalex.org/W4210447066","https://openalex.org/W4221038786","https://openalex.org/W4241620505","https://openalex.org/W4311732055","https://openalex.org/W4312611881","https://openalex.org/W4313332258","https://openalex.org/W4360605969","https://openalex.org/W4387129467","https://openalex.org/W4388666846","https://openalex.org/W4402594228","https://openalex.org/W4404238186","https://openalex.org/W4404564564"],"related_works":[],"abstract_inverted_index":{"Digital":[0],"computing-in-memory":[1],"(DCIM)":[2],"with":[3,25,88],"multiply":[4],"and":[5,34,55,83,120,164],"accumulate":[6],"(MAC)":[7],"function":[8,27,90],"has":[9],"been":[10],"considered":[11],"as":[12],"an":[13,35],"acceleration":[14],"engine":[15],"of":[16,29,42,46,75,156],"deep":[17],"neural":[18],"networks":[19],"(DNNs).":[20],"A":[21,38],"basic":[22],"DCIM":[23,39,47,76,132],"unit":[24],"MAC":[26,89],"consists":[28,41],"a":[30,43,95,118,137,153,173],"bit-multiplication":[31],"memory":[32,162],"(BMM)":[33],"adder":[36,100],"tree.":[37],"typically":[40],"huge":[44],"amount":[45],"units":[48],"for":[49,60,71,86,99,129,146,178],"massive":[50],"parallel":[51],"computing.":[52],"Effective":[53],"modeling":[54,123],"design":[56],"techniques":[57,67,85],"are":[58,68],"needed":[59],"designing":[61],"energy-efficient":[62],"DCIMs.":[63],"Also,":[64],"effective":[65],"testing":[66,84],"very":[69],"important":[70],"ensuring":[72],"the":[73,139],"quality":[74],"chips.":[77],"In":[78],"this":[79],"paper,":[80],"design,":[81],"modeling,":[82],"DCIMs":[87,112,147,179],"will":[91],"be":[92],"introduced.":[93,135,149,181],"Firstly,":[94],"precision-aware":[96],"tolerance":[97],"technique":[98],"tree":[101],"circuits":[102,133],"is":[103,134,148,180],"presented,":[104],"aiming":[105],"to":[106],"reduce":[107],"dynamic":[108],"power":[109],"consumption":[110],"in":[111],"across":[113],"various":[114],"DNN":[115],"applications.":[116],"Secondly,":[117],"scalable":[119],"accurate":[121],"delay":[122],"framework":[124],"that":[125],"accelerates":[126],"architecture-level":[127],"optimization":[128],"systems":[130],"integrating":[131],"Thirdly,":[136],"DCIM-FaultSim,":[138],"first":[140],"efficient":[141],"fault":[142,157],"simulator":[143],"specifically":[144],"designed":[145],"The":[150],"DCIM-FaultSim":[151],"supports":[152],"wide":[154],"range":[155],"models,":[158],"covering":[159],"both":[160],"conventional":[161],"faults":[163,166],"compute-related":[165],"induced":[167],"by":[168],"in-memory":[169],"bit-level":[170],"operations.":[171],"Finally,":[172],"novel":[174],"transparent":[175],"test":[176],"scheme":[177]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-11-25T00:00:00"}