{"id":"https://openalex.org/W4416725370","doi":"https://doi.org/10.1109/dft66274.2025.11257447","title":"Memory Dynamic Faults and Array-Level Faults Detector in Digital Test Environment","display_name":"Memory Dynamic Faults and Array-Level Faults Detector in Digital Test Environment","publication_year":2025,"publication_date":"2025-10-21","ids":{"openalex":"https://openalex.org/W4416725370","doi":"https://doi.org/10.1109/dft66274.2025.11257447"},"language":"en","primary_location":{"id":"doi:10.1109/dft66274.2025.11257447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft66274.2025.11257447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115428682","display_name":"D. Ronga","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"D. Ronga","raw_affiliation_strings":["LIRMM - University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM - University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010463916","display_name":"Eric Faehn","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Faehn","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087700205","display_name":"P. Girard","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Girard","raw_affiliation_strings":["LIRMM - University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM - University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089236739","display_name":"A. Virazel","orcid":"https://orcid.org/0000-0001-7398-7107"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Virazel","raw_affiliation_strings":["LIRMM - University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM - University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5115428682"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39198678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.8978999853134155,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.8978999853134155,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.07590000331401825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.005799999926239252,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.546500027179718},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5041000247001648},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.45680001378059387},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4300000071525574},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42170000076293945},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4047999978065491},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4036000072956085},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4036000072956085},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4020000100135803},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.38260000944137573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6812999844551086},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.546500027179718},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5041000247001648},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.45680001378059387},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4300000071525574},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42170000076293945},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4047999978065491},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4036000072956085},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4036000072956085},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4020000100135803},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.38260000944137573},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.3799999952316284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3693000078201294},{"id":"https://openalex.org/C119907115","wikidata":"https://www.wikidata.org/wiki/Q6815725","display_name":"Memory errors","level":3,"score":0.36090001463890076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3458000123500824},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3425999879837036},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.329800009727478},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.3294999897480011},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.3253999948501587},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.319599986076355},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.30959999561309814},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.290800005197525},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.2903999984264374},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.28949999809265137},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.28130000829696655},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2800000011920929},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.27970001101493835},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.2759000062942505},{"id":"https://openalex.org/C198824145","wikidata":"https://www.wikidata.org/wiki/Q442770","display_name":"Dynamic testing","level":2,"score":0.26330000162124634},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.26179999113082886},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.25859999656677246},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.25369998812675476},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.251800000667572}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft66274.2025.11257447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft66274.2025.11257447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-05568598v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-05568598","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DFT 2025 - IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Oct 2025, Barcelona, Spain. pp.1-6, ⟨10.1109/DFT66274.2025.11257447⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8230286830","display_name":null,"funder_award_id":"ANR-22-CE24-0014","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W61204997","https://openalex.org/W155286498","https://openalex.org/W1667843264","https://openalex.org/W1991507789","https://openalex.org/W1992984946","https://openalex.org/W2008990681","https://openalex.org/W2133690084","https://openalex.org/W2152422320","https://openalex.org/W2942378084","https://openalex.org/W4245815828","https://openalex.org/W4384026307","https://openalex.org/W4404739939","https://openalex.org/W4404847855","https://openalex.org/W4413320776"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"integrated":[1],"circuits":[2],"such":[3,86],"as":[4,59,87],"System-On-Chip":[5],"(SoC)":[6],"require":[7],"substantial":[8],"memory":[9,22,31,43,65,73,98,102,117,167],"capacity":[10],"to":[11,141],"operate.":[12],"To":[13,34],"ensure":[14],"the":[15,39,47,77,83,131,166,170,176],"reliability":[16],"of":[17,49,79,133,138,172,180],"these":[18],"computing":[19],"systems,":[20],"high":[21],"quality":[23],"must":[24],"be":[25],"maintained,":[26],"making":[27],"continuous":[28],"improvements":[29],"in":[30,52,97,136,165,174],"testing":[32,55,68],"essential.":[33],"prevent":[35],"any":[36],"limitation":[37],"from":[38,82],"widely":[40],"used":[41],"functional":[42],"test":[44,127,134,152],"strategy,":[45],"regarding":[46],"context":[48],"ever-increasing":[50],"complexity":[51],"memories,":[53],"structural":[54],"has":[56,75],"been":[57],"proposed":[58],"an":[60],"effective":[61],"method":[62],"for":[63,114],"improving":[64],"testing.":[66,99],"Structural":[67],"methodologies":[69],"requiring":[70],"a":[71,111,125],"digital":[72,84,101,126],"modeling":[74,115],"enabled":[76],"use":[78],"powerful":[80],"tools":[81],"domain,":[85],"Fault":[88],"Simulators":[89],"(FS)":[90],"and":[91,121,145,150],"Automatic":[92],"Test":[93],"Pattern":[94],"Generators":[95],"(ATPG)":[96],"Leveraging":[100],"modeling,":[103],"this":[104],"work":[105],"proposes":[106],"HCM":[107,129,173],"(Hardware":[108],"Context":[109],"Monitoring),":[110],"modular":[112],"methodology":[113],"complex":[116,143],"faults":[118],"(i.e.":[119],"dynamic":[120],"multi-cell":[122],"dynamic)":[123],"within":[124],"environment.":[128],"enables":[130],"evaluation":[132],"algorithms":[135],"terms":[137],"their":[139],"ability":[140],"detect":[142],"faults,":[144],"it":[146],"supports":[147],"fault-oriented,":[148],"optimized,":[149],"automated":[151],"pattern":[153],"generation.":[154],"Experimental":[155],"results":[156],"using":[157],"dRDF":[158],"case":[159],"study":[160],"while":[161],"considering":[162],"stress":[163],"effects":[164],"array":[168],"demonstrate":[169],"effectiveness":[171],"assessing":[175],"fault":[177],"coverage":[178],"capabilities":[179],"various":[181],"March":[182],"algorithms.":[183]},"counts_by_year":[],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-11-25T00:00:00"}