{"id":"https://openalex.org/W4404564883","doi":"https://doi.org/10.1109/dft63277.2024.10753544","title":"An Effective TMR Approach for Low-Latency Configurable-Accuracy Adders","display_name":"An Effective TMR Approach for Low-Latency Configurable-Accuracy Adders","publication_year":2024,"publication_date":"2024-10-08","ids":{"openalex":"https://openalex.org/W4404564883","doi":"https://doi.org/10.1109/dft63277.2024.10753544"},"language":"en","primary_location":{"id":"doi:10.1109/dft63277.2024.10753544","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dft63277.2024.10753544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048851539","display_name":"Ioannis Tsounis","orcid":"https://orcid.org/0000-0001-6973-0341"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Tsounis","raw_affiliation_strings":["University of Piraeus,Department of Informatics"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Department of Informatics","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010662488","display_name":"Dimitris Agiakatsikas","orcid":null},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Agiakatsikas","raw_affiliation_strings":["University of Piraeus,Department of Informatics"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Department of Informatics","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Mihalis Psarakis","raw_affiliation_strings":["University of Piraeus,Department of Informatics"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Department of Informatics","institution_ids":["https://openalex.org/I154757721"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048851539"],"corresponding_institution_ids":["https://openalex.org/I154757721"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21622294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.949400007724762,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9287999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.83892422914505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7120192646980286},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.617202639579773},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.43550223112106323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33392393589019775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33183979988098145},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10647398233413696},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09929996728897095}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.83892422914505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7120192646980286},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.617202639579773},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.43550223112106323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33392393589019775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33183979988098145},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10647398233413696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09929996728897095}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft63277.2024.10753544","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dft63277.2024.10753544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320327859","display_name":"Hellenic Foundation for Research and Innovation","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W305533755","https://openalex.org/W2035378788","https://openalex.org/W2404305894","https://openalex.org/W2524860678","https://openalex.org/W2626986277","https://openalex.org/W2955439067","https://openalex.org/W2976564246","https://openalex.org/W3035970553","https://openalex.org/W3039722244","https://openalex.org/W3176896304","https://openalex.org/W4306174625","https://openalex.org/W4386214869","https://openalex.org/W4396668523","https://openalex.org/W6780886594"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W3029351463","https://openalex.org/W4308600690"],"abstract_inverted_index":{"Low-Latency":[0],"Approximate":[1],"Adder":[2],"(LLAA)":[3],"is":[4],"a":[5],"high-performance":[6],"type":[7],"of":[8,72,86,102,108],"approximate":[9],"adder,":[10],"which":[11,51,68],"can":[12,52],"still":[13],"produce":[14,53],"an":[15,64],"exact":[16],"output":[17],"by":[18,76],"integrating":[19],"proper":[20],"Approximation":[21],"Error":[22],"Detection":[23],"and":[24,31,98,104],"Correction":[25],"(AxEDC)":[26],"extra":[27],"circuitry":[28],"for":[29,44],"detecting":[30],"correcting":[32],"the":[33,38,57,70,73,80,93,109,117,123],"expected":[34],"approximation":[35,81],"error.":[36],"Furthermore,":[37],"hardware":[39,48],"accelerators":[40],"may":[41],"be":[42],"used":[43],"applications":[45],"susceptible":[46],"to":[47,56,96,114],"(HW)":[49],"faults,":[50],"additional":[54],"errors":[55,74,82,103],"adders":[58],"during":[59],"their":[60],"lifetime.":[61],"We":[62,91],"propose":[63],"effective":[65],"TMR":[66],"methodology":[67,112],"exploits":[69],"resemblance":[71],"caused":[75],"HW":[77],"faults":[78],"with":[79],"both":[83,100],"either":[84],"case":[85],"AxEDC":[87,94],"integration":[88],"or":[89],"not.":[90],"modify":[92],"unit":[95],"detect":[97],"correct":[99],"types":[101],"triplicate":[105],"selectively":[106],"parts":[107],"adder.":[110],"Our":[111],"achieves":[113],"minimise":[115],"significantly":[116],"area":[118],"overhead":[119],"while":[120],"also":[121],"increasing":[122],"performance":[124],"gain.":[125]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}