{"id":"https://openalex.org/W4404564212","doi":"https://doi.org/10.1109/dft63277.2024.10753540","title":"An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security - Special Session Paper-","display_name":"An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security - Special Session Paper-","publication_year":2024,"publication_date":"2024-10-08","ids":{"openalex":"https://openalex.org/W4404564212","doi":"https://doi.org/10.1109/dft63277.2024.10753540"},"language":"en","primary_location":{"id":"doi:10.1109/dft63277.2024.10753540","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dft63277.2024.10753540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/500563616/An_Experimental_Comparison_of_RISC-V_Processors_Performance_Power_Area_and_Security_-_Special_Session_Paper-.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049977106","display_name":"Elia Lazzeri","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Elia Lazzeri","raw_affiliation_strings":["Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023084270","display_name":"Bruno Endres Forlin","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bruno Endres Forlin","raw_affiliation_strings":["University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009045604","display_name":"Gianluca Furano","orcid":"https://orcid.org/0000-0001-7624-1415"},"institutions":[{"id":"https://openalex.org/I44377176","display_name":"European Space Research and Technology Centre","ror":"https://ror.org/03h3jqn23","country_code":"NL","type":"government","lineage":["https://openalex.org/I2801994115","https://openalex.org/I44377176"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Gianluca Furano","raw_affiliation_strings":["Europeran Space Agency,European Space Research and Technology Centre,The Netherlands"],"affiliations":[{"raw_affiliation_string":"Europeran Space Agency,European Space Research and Technology Centre,The Netherlands","institution_ids":["https://openalex.org/I44377176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007108808","display_name":"Luca Cassano","orcid":"https://orcid.org/0000-0003-3824-7714"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Cassano","raw_affiliation_strings":["Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049977106"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.5015,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66092385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8673564195632935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.739962637424469},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5467303395271301},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33824747800827026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.310436487197876},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1607666015625}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8673564195632935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.739962637424469},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5467303395271301},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33824747800827026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.310436487197876},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1607666015625},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/dft63277.2024.10753540","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dft63277.2024.10753540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/537be385-e301-416d-8b9e-f70aa5f06ba8","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/537be385-e301-416d-8b9e-f70aa5f06ba8","pdf_url":"https://ris.utwente.nl/ws/files/500563616/An_Experimental_Comparison_of_RISC-V_Processors_Performance_Power_Area_and_Security_-_Special_Session_Paper-.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lazzeri, E, Forlin, B E, Furano, G, Ottavi, M & Cassano, L 2024, An Experimental Comparison of RISC-V Processors : Performance, Power, Area and Security - Special Session Paper. in 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024. Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, vol. 2024, IEEE, Piscataway, NJ, 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024, Didcot, United Kingdom, 8/10/24. https://doi.org/10.1109/DFT63277.2024.10753540","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:re.public.polimi.it:11311/1286074","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1286074","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:ris.utwente.nl:openaire/537be385-e301-416d-8b9e-f70aa5f06ba8","is_oa":true,"landing_page_url":"https://research.utwente.nl/files/500563616/An_Experimental_Comparison_of_RISC-V_Processors_Performance_Power_Area_and_Security_-_Special_Session_Paper-.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lazzeri, E, Forlin, B E, Furano, G, Ottavi, M & Cassano, L 2024, An Experimental Comparison of RISC-V Processors : Performance, Power, Area and Security - Special Session Paper. in 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024. Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, vol. 2024, IEEE, Piscataway, NJ, 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024, Didcot, United Kingdom, 8/10/24. https://doi.org/10.1109/DFT63277.2024.10753540","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/537be385-e301-416d-8b9e-f70aa5f06ba8","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/537be385-e301-416d-8b9e-f70aa5f06ba8","pdf_url":"https://ris.utwente.nl/ws/files/500563616/An_Experimental_Comparison_of_RISC-V_Processors_Performance_Power_Area_and_Security_-_Special_Session_Paper-.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lazzeri, E, Forlin, B E, Furano, G, Ottavi, M & Cassano, L 2024, An Experimental Comparison of RISC-V Processors : Performance, Power, Area and Security - Special Session Paper. in 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024. Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, vol. 2024, IEEE, Piscataway, NJ, 37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024, Didcot, United Kingdom, 8/10/24. https://doi.org/10.1109/DFT63277.2024.10753540","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4404564212.pdf"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W2770020066","https://openalex.org/W2892310816","https://openalex.org/W2904210248","https://openalex.org/W2956501515","https://openalex.org/W3006305014","https://openalex.org/W3046320443","https://openalex.org/W3159032828","https://openalex.org/W3160448675","https://openalex.org/W4285207860","https://openalex.org/W4302577616","https://openalex.org/W4310449183","https://openalex.org/W4310731691","https://openalex.org/W4313244839","https://openalex.org/W4321381226","https://openalex.org/W4384026338","https://openalex.org/W4386207924"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4230197055","https://openalex.org/W4296749040","https://openalex.org/W621808327","https://openalex.org/W644007644","https://openalex.org/W2497198634","https://openalex.org/W3012257603","https://openalex.org/W1993387723"],"abstract_inverted_index":{"The":[0,84],"RISC-V":[1,32,51,76,140,169],"instruction":[2],"set":[3],"architecture":[4],"(ISA)":[5],"has":[6,62],"garnered":[7],"significant":[8],"interest":[9],"from":[10],"both":[11],"industry":[12],"and":[13,56,80,111,142,152,166],"academia":[14],"because":[15],"of":[16,30,73,102,120,168],"its":[17,39],"open":[18],"source":[19],"nature.":[20],"Recent":[21],"years":[22],"have":[23],"witnessed":[24],"a":[25,45,89,99,127,133],"surge":[26],"in":[27,41],"published":[28],"implementations":[29],"the":[31,117,139,163,172],"ISA,":[33],"with":[34,53],"various":[35],"companies":[36],"actively":[37],"pursuing":[38],"adoption":[40],"their":[42],"products.":[43],"However,":[44],"comprehensive":[46],"analysis":[47,101,156],"comparing":[48],"these":[49,121],"emerging":[50],"processors":[52,141,147,170],"each":[54],"other":[55],"against":[57,123],"established":[58],"embedded":[59,173],"computing":[60,174],"platforms":[61],"not":[63],"yet":[64],"been":[65],"published.":[66],"This":[67,155],"paper":[68],"presents":[69],"an":[70],"experimental":[71],"evaluation":[72,135],"three":[74],"high-performance":[75],"processors:":[77],"BOOM,":[78],"NOEL-V,":[79],"CVA6":[81],"(formerly":[82],"Ariane).":[83],"investigation":[85],"is":[86,136],"conducted":[87],"on":[88],"Xilinx":[90],"Kintex-7":[91],"Field-Programmable":[92],"Gate":[93],"Array":[94],"(FPGA)":[95],"platform.":[96],"We":[97],"perform":[98],"detailed":[100],"critical":[103],"performance":[104,112],"metrics,":[105],"covering":[106],"area":[107],"footprint,":[108],"power":[109],"consumption,":[110],"efficiency.":[113],"Additionally,":[114],"we":[115],"assess":[116],"security":[118,130],"posture":[119],"cores":[122],"transient":[124],"execution":[125],"attacks,":[126],"prominent":[128],"contemporary":[129],"threat.":[131],"Finally,":[132],"comparative":[134],"undertaken":[137],"between":[138],"two":[143],"conventional":[144],"application-level":[145],"ARM":[146],"to":[148,158],"elucidate":[149],"technological":[150],"discrepancies":[151],"application":[153],"suitability.":[154],"aims":[157],"provide":[159],"valuable":[160],"insights":[161],"into":[162],"current":[164],"state":[165],"potential":[167],"within":[171],"domain.":[175]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-17T17:19:04.345684","created_date":"2025-10-10T00:00:00"}