{"id":"https://openalex.org/W4310475698","doi":"https://doi.org/10.1109/dft56152.2022.9962342","title":"Aging Effects On Clock Gated Memory Phase Paths","display_name":"Aging Effects On Clock Gated Memory Phase Paths","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4310475698","doi":"https://doi.org/10.1109/dft56152.2022.9962342"},"language":"en","primary_location":{"id":"doi:10.1109/dft56152.2022.9962342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft56152.2022.9962342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053144659","display_name":"A. K. Ghosh","orcid":"https://orcid.org/0000-0001-6833-5702"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amlan Ghosh","raw_affiliation_strings":["Intel Corporation,Austin,Texas,78746"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Austin,Texas,78746","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053511794","display_name":"Saroj Satapathy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saroj Satapathy","raw_affiliation_strings":["Intel Corporation,Austin,Texas,78746"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Austin,Texas,78746","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Intel Corporation,Austin,Texas,78746"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Austin,Texas,78746","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018353269","display_name":"Prashant D. Joshi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prashant D. Joshi","raw_affiliation_strings":["Intel Corporation,Austin,Texas,78746"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Austin,Texas,78746","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053144659"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.183,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48672834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6839977502822876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6321672797203064},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.604215145111084},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48129215836524963},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46536755561828613},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.44521456956863403},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4356827437877655},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.43088433146476746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3996970057487488},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35388118028640747},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3299122750759125},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29020726680755615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24391740560531616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17903339862823486},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17404091358184814},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.17050692439079285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1683577597141266},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10235312581062317},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08556729555130005},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.07201936841011047}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6839977502822876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6321672797203064},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.604215145111084},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48129215836524963},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46536755561828613},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.44521456956863403},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4356827437877655},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.43088433146476746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3996970057487488},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35388118028640747},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3299122750759125},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29020726680755615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24391740560531616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17903339862823486},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17404091358184814},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.17050692439079285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1683577597141266},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10235312581062317},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08556729555130005},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.07201936841011047},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft56152.2022.9962342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft56152.2022.9962342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2117814846","https://openalex.org/W4249038728","https://openalex.org/W1571059036","https://openalex.org/W2136047350","https://openalex.org/W2556166322"],"abstract_inverted_index":{"Transistor":[0],"aging":[1,16,34,58,105,145,186,224],"is":[2],"a":[3,113,180],"critical":[4,168],"reliability":[5],"issue":[6,44,106],"affecting":[7],"all":[8,121],"nanoscale":[9],"designs":[10,87,110],"in":[11,50,64,77,107,229],"advanced":[12,207],"CMOS":[13],"technologies.":[14],"The":[15,134],"affects":[17],"the":[18,22,31,43,65,69,71,101,122,128,131,144,151,157,170,175,184,189],"electrical":[19],"properties":[20],"of":[21,33,45,68,130,177,223],"transistors":[23],"over":[24,220],"time,":[25],"degrading":[26],"its":[27],"performance":[28,96],"depending":[29,126],"on":[30,127,143],"amount":[32],"stress.":[35],"In":[36],"this":[37,61],"work,":[38],"we":[39],"have":[40,89],"specifically":[41],"addressed":[42],"clock":[46,52,102,136,232],"duty":[47,66,103,137],"cycle":[48,67,82,104,138],"modulation":[49],"gated":[51,233],"decoding":[53,237],"paths":[54,92],"due":[55],"to":[56,120,195],"asymmetric":[57],"effects.":[59],"If":[60],"degradation":[62],"occurs":[63],"clock,":[70],"effects":[72,187],"will":[73,155],"be":[74,118,141],"more":[75,196],"pronounced":[76],"phase-based":[78,91,108],"paths,":[79],"rather":[80],"than":[81],"time-based":[83],"paths.":[84],"Register":[85,234],"File":[86,235],"often":[88],"many":[90],"which":[93,200],"may":[94],"experience":[95],"degradation.":[97],"This":[98,173],"work":[99],"describes":[100],"memory":[109,123,236],"and":[111,163],"proposes":[112],"low-cost":[114],"solution":[115],"that":[116],"can":[117,140],"added":[119],"array":[124],"instances,":[125],"size":[129],"individual":[132,152],"instance.":[133],"proposed":[135],"adjustment":[139],"based":[142],"stress":[146,225],"(clock":[147],"gating)":[148],"experienced":[149],"by":[150],"array.":[153],"It":[154],"enable":[156],"low-phase":[158],"operations":[159],"such":[160],"as":[161],"precharge":[162],"wakeup":[164],"from":[165],"becoming":[166],"timing":[167],"with":[169,206,226],"transistor":[171],"aging.":[172],"mitigates":[174],"problem":[176],"running":[178],"at":[179,217],"lower":[181],"frequency":[182,213],"considering":[183],"cumulative":[185],"during":[188],"operational":[190],"lifetime,":[191],"or":[192],"alternately":[193],"designing":[194],"stringent":[197],"delay":[198],"constraints":[199],"increase":[201],"power":[202],"overheads.":[203],"Simulation":[204],"results":[205],"sub10nm":[208],"FinFET":[209],"CMOS,":[210],"shows":[211],"5%":[212],"improvement":[214],"while":[215],"operating":[216],"standard":[218],"Vcc":[219],"five":[221],"years":[222],"10%":[227],"activity":[228],"an":[230],"8-stage":[231],"path.":[238]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}