{"id":"https://openalex.org/W2910875876","doi":"https://doi.org/10.1109/dft.2018.8602975","title":"Effects of Voltage and Temperature Variations on the Electrical Masking Capability of Sub-65 nm Combinational Logic Circuits","display_name":"Effects of Voltage and Temperature Variations on the Electrical Masking Capability of Sub-65 nm Combinational Logic Circuits","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910875876","doi":"https://doi.org/10.1109/dft.2018.8602975","mag":"2910875876"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2018.8602975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053897101","display_name":"Semiu A. Olowogemo","orcid":"https://orcid.org/0000-0002-4788-956X"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Semiu A. Olowogemo","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN","institution_ids":["https://openalex.org/I200719446"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106128999","display_name":"William H. Robinson","orcid":"https://orcid.org/0000-0001-9291-689X"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William H. Robinson","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN","institution_ids":["https://openalex.org/I200719446"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060550690","display_name":"Daniel B. Limbrick","orcid":null},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel B. Limbrick","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina Agricultural and Technical State University, Greensboro, NC"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina Agricultural and Technical State University, Greensboro, NC","institution_ids":["https://openalex.org/I35777872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053897101"],"corresponding_institution_ids":["https://openalex.org/I200719446"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5958966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6141092777252197},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.610142707824707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.561265766620636},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5536037683486938},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5395580530166626},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5312497615814209},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5238868594169617},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4621458947658539},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4391118884086609},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4371539354324341},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4261060953140259},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4117480218410492},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.41142699122428894},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4105261564254761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.395000159740448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2421581745147705},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2259315550327301},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11266541481018066}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6141092777252197},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.610142707824707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.561265766620636},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5536037683486938},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5395580530166626},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5312497615814209},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5238868594169617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4621458947658539},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4391118884086609},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4371539354324341},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4261060953140259},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4117480218410492},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.41142699122428894},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4105261564254761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.395000159740448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2421581745147705},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2259315550327301},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11266541481018066},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2018.8602975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1571320244","https://openalex.org/W2025516544","https://openalex.org/W2047468661","https://openalex.org/W2048751700","https://openalex.org/W2100843674","https://openalex.org/W2115516668","https://openalex.org/W2146802428","https://openalex.org/W2161549238","https://openalex.org/W2167839483","https://openalex.org/W2169213530","https://openalex.org/W2170039577","https://openalex.org/W2290529364","https://openalex.org/W2305401530","https://openalex.org/W2371926119","https://openalex.org/W2520705284","https://openalex.org/W2768311706"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2886135960","https://openalex.org/W4242010157","https://openalex.org/W2074526596","https://openalex.org/W4281385583","https://openalex.org/W1941788997"],"abstract_inverted_index":{"Single":[0],"Event":[1],"Transients":[2],"(SETs)":[3],"induced":[4],"from":[5],"radiation":[6],"strikes":[7],"on":[8,113],"an":[9],"integrated":[10],"circuit":[11,24],"(IC)":[12],"can":[13],"be":[14,148],"masked":[15,149],"electrically":[16],"by":[17,130,139],"logic":[18,121],"gates":[19],"while":[20],"propagating":[21],"through":[22],"the":[23,32,51,54,63,68,83,95,100,106,114,127,136],"towards":[25,99],"a":[26,60],"storage":[27,84,101],"element":[28],"(e.g.,":[29],"flip-flop).":[30],"With":[31],"continuous":[33],"scaling":[34],"of":[35,53,67,97,108,117],"CMOS":[36],"technology,":[37],"there":[38],"are":[39,78,143],"simultaneous":[40],"reductions":[41],"in":[42,62,72,89],"voltage,":[43],"cell":[44],"size,":[45],"and":[46,91,110],"internal":[47],"capacitances":[48],"that":[49,76],"impact":[50,58],"properties":[52],"gates.":[55,69],"The":[56,70,123,132,141],"combined":[57],"causes":[59],"reduction":[61,71],"electrical":[64,73,115],"masking":[65,74,116],"capability":[66],"means":[75],"transients":[77],"more":[79],"likely":[80,146],"to":[81,147],"reach":[82],"elements.":[85,102],"In":[86],"addition,":[87],"variations":[88,112],"voltage":[90,111,134],"temperature":[92,109,125],"could":[93],"enhance":[94],"propagation":[96],"transient":[98],"This":[103],"paper":[104],"describes":[105],"effects":[107],"sub-65":[118],"nm":[119],"combinational":[120],"circuits.":[122],"worst-case":[124,133],"increases":[126,135],"SET":[128,137],"pulsewidth":[129,138],"57.6%.":[131],"51.2%.":[140],"pulses":[142],"therefore":[144],"less":[145],"electrically.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}