{"id":"https://openalex.org/W2013829509","doi":"https://doi.org/10.1109/dft.2014.6962070","title":"Decreasing FIT with diverse triple modular redundancy in SRAM-based FPGAs","display_name":"Decreasing FIT with diverse triple modular redundancy in SRAM-based FPGAs","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2013829509","doi":"https://doi.org/10.1109/dft.2014.6962070","mag":"2013829509"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072145606","display_name":"Lucas Antunes Tambara","orcid":"https://orcid.org/0000-0001-7456-4368"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lucas A. Tambara","raw_affiliation_strings":["UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054264208","display_name":"Paolo Rech","orcid":"https://orcid.org/0000-0002-9597-1007"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paolo Rech","raw_affiliation_strings":["UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Instituto de Informatica \u2013 PPGC-PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"UFRGS - Institute de Inform\u00e4tica - PPGC - PGMICRO, Porto Alegre - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021256073","display_name":"Christopher Frost","orcid":"https://orcid.org/0000-0003-3541-6527"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christopher Frost","raw_affiliation_strings":["Rutherford Appleton Laboratory \u2013 ISIS, Oxford, U.K","Rutherford Appleton Laboratory - ISIS, Didcot, Oxford, U.K"],"affiliations":[{"raw_affiliation_string":"Rutherford Appleton Laboratory \u2013 ISIS, Oxford, U.K","institution_ids":[]},{"raw_affiliation_string":"Rutherford Appleton Laboratory - ISIS, Didcot, Oxford, U.K","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072145606"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.668962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.8740603923797607},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8266990780830383},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7375644445419312},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7016255855560303},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5878125429153442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5267391204833984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.504264235496521},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.5033194422721863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3976309299468994},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.23604419827461243},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21485885977745056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18033209443092346},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12075009942054749}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.8740603923797607},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8266990780830383},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7375644445419312},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7016255855560303},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5878125429153442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5267391204833984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.504264235496521},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.5033194422721863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3976309299468994},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.23604419827461243},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21485885977745056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18033209443092346},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12075009942054749}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2014.6962070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:purl.org/net/epubs:work/12302621","is_oa":false,"landing_page_url":"http://purl.org/net/epubs/work/12302621","pdf_url":null,"source":{"id":"https://openalex.org/S4306400334","display_name":"Science and Technology Facilities Council","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1714865987","https://openalex.org/W2006584048","https://openalex.org/W2081138752","https://openalex.org/W2091903563","https://openalex.org/W2111537388","https://openalex.org/W2123424800","https://openalex.org/W2126618287","https://openalex.org/W2126908917","https://openalex.org/W2149394641","https://openalex.org/W2162990087","https://openalex.org/W4300835888"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2770296460","https://openalex.org/W2491217195","https://openalex.org/W4210531477","https://openalex.org/W2603119174","https://openalex.org/W3206195470"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"the":[3,52,63,67,73],"concept":[4],"of":[5,57],"Design":[6],"Diversity":[7],"Redundancy":[8,32],"applied":[9],"to":[10,16,62],"SRAM-based":[11],"FPGAs":[12],"as":[13],"a":[14,58],"proposal":[15],"decrease":[17],"failure":[18],"rate.":[19],"A":[20],"32-bit":[21],"RISC":[22],"processor":[23],"MIPS":[24,65],"was":[25],"protected":[26],"by":[27,35],"coarse":[28,68],"grain":[29],"Triple":[30],"Modular":[31],"(TMR)":[33],"and":[34],"Diverse":[36],"TMR":[37,70],"(DTMR).":[38],"Experimental":[39],"results":[40],"under":[41],"neutron":[42],"flux":[43],"radiation":[44],"show":[45],"that":[46],"DTMR":[47],"can":[48],"reduce":[49,72],"in":[50,54,75],"40%":[51],"Failure":[53],"Time":[55],"(FIT)":[56],"system":[59],"when":[60],"compared":[61],"standard":[64],"while":[66],"gain":[69],"could":[71],"FIT":[74],"only":[76],"10%.":[77]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}