{"id":"https://openalex.org/W2074922484","doi":"https://doi.org/10.1109/dft.2014.6962069","title":"Characterization of data retention faults in DRAM devices","display_name":"Characterization of data retention faults in DRAM devices","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2074922484","doi":"https://doi.org/10.1109/dft.2014.6962069","mag":"2074922484"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044958620","display_name":"Angelo Bacchini","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Angelo Bacchini","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Rome \u201cTor Vergara\u201d","Department of Electronic Engineering, University of Rome, Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Rome \u201cTor Vergara\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome, Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028302058","display_name":"Marco Rovatti","orcid":null},"institutions":[{"id":"https://openalex.org/I2801994115","display_name":"European Space Agency","ror":"https://ror.org/03wd9za21","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2801994115"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marco Rovatti","raw_affiliation_strings":["European Space Agency"],"affiliations":[{"raw_affiliation_string":"European Space Agency","institution_ids":["https://openalex.org/I2801994115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009045604","display_name":"Gianluca Furano","orcid":"https://orcid.org/0000-0001-7624-1415"},"institutions":[{"id":"https://openalex.org/I2801994115","display_name":"European Space Agency","ror":"https://ror.org/03wd9za21","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2801994115"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gianluca Furano","raw_affiliation_strings":["European Space Agency"],"affiliations":[{"raw_affiliation_string":"European Space Agency","institution_ids":["https://openalex.org/I2801994115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Rome \u201cTor Vergara\u201d","Department of Electronic Engineering, University of Rome, Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Rome \u201cTor Vergara\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome, Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044958620"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":1.884,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.87589815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9457881450653076},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.9453614950180054},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.7873486280441284},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6807345747947693},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5904008150100708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5292274951934814},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5223161578178406},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4781666398048401},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.47750991582870483},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4264904856681824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32938140630722046},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.294625461101532},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28179746866226196},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.24902698397636414},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.20102384686470032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18088281154632568},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.0856783390045166}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9457881450653076},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.9453614950180054},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.7873486280441284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807345747947693},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5904008150100708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5292274951934814},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5223161578178406},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4781666398048401},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.47750991582870483},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4264904856681824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32938140630722046},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.294625461101532},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28179746866226196},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.24902698397636414},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.20102384686470032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18088281154632568},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0856783390045166},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2014.6962069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/100392","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/100392","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1970426108","https://openalex.org/W2016282525","https://openalex.org/W2029692888","https://openalex.org/W2043634607","https://openalex.org/W2101405588","https://openalex.org/W2114260887","https://openalex.org/W2119435553","https://openalex.org/W2120591095","https://openalex.org/W2122249806","https://openalex.org/W2129491836","https://openalex.org/W2145071552","https://openalex.org/W2159392208","https://openalex.org/W2163518473","https://openalex.org/W2164157532","https://openalex.org/W2170310381","https://openalex.org/W2537002257","https://openalex.org/W2537450393","https://openalex.org/W3004383742","https://openalex.org/W3006036681","https://openalex.org/W6685251632"],"related_works":["https://openalex.org/W2074922484","https://openalex.org/W1643962617","https://openalex.org/W2536264121","https://openalex.org/W2268596372","https://openalex.org/W4386903460","https://openalex.org/W2094308961","https://openalex.org/W2338545698","https://openalex.org/W2473808647","https://openalex.org/W2516517078","https://openalex.org/W3004383742"],"abstract_inverted_index":{"Dynamic":[0],"random":[1],"access":[2],"memory":[3,12,76,92],"(DRAM)":[4],"is":[5,20],"the":[6,14,53,62,74,91,127,159],"most":[7,60],"widely":[8,22],"used":[9,23],"type":[10],"of":[11,50,61,103,129,162],"in":[13,52,153],"consumer":[15],"market":[16],"today,":[17],"and":[18,139],"it":[19],"still":[21],"for":[24,27,158],"mass":[25],"memories":[26],"space":[28],"application.":[29],"Even":[30],"though":[31],"accurate":[32],"tests":[33],"are":[34,68],"performed":[35,109],"by":[36,65],"vendors":[37,124],"to":[38,45,70,90,95,125],"ensure":[39],"high":[40],"reliability,":[41],"DRAM":[42,66,104,144],"errors":[43,63],"continue":[44],"be":[46,88,151],"a":[47],"common":[48],"source":[49],"failures":[51,86],"field.":[54],"Recent":[55],"large-scale":[56],"studies":[57],"reported":[58],"how":[59],"experienced":[64],"subsystem":[67],"due":[69],"faults":[71],"repeating":[72],"on":[73,143],"same":[75],"address":[77],"but":[78],"occurring":[79],"only":[80],"under":[81],"specific":[82],"condition.":[83],"As":[84],"these":[85],"could":[87],"related":[89],"cell's":[93],"ability":[94],"retain":[96],"its":[97],"stored":[98],"charge,":[99],"an":[100],"empirical":[101],"characterization":[102],"data":[105,134,163],"retention":[106,141,146,164],"time":[107,114],"was":[108,116],"within":[110],"this":[111],"study.":[112],"Retention":[113],"information":[115],"collected":[117],"from":[118,121],"SDRAM":[119],"devices":[120],"two":[122],"different":[123,131],"evaluate":[126],"impact":[128],"four":[130],"factors":[132],"(temperature,":[133],"background,":[135],"previous":[136],"charge":[137],"level":[138],"variable":[140],"time)":[142],"cells":[145],"time.":[147],"Gathered":[148],"results":[149],"can":[150],"useful":[152],"defining":[154],"enhanced":[155],"test":[156],"procedures":[157],"early":[160],"detection":[161],"faults.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}