{"id":"https://openalex.org/W2071752774","doi":"https://doi.org/10.1109/dft.2012.6378206","title":"Exploring hardware transaction processing for reliable computing in chip-multiprocessors against soft errors","display_name":"Exploring hardware transaction processing for reliable computing in chip-multiprocessors against soft errors","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2071752774","doi":"https://doi.org/10.1109/dft.2012.6378206","mag":"2071752774"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2012.6378206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012812762","display_name":"Chuanlei Zheng","orcid":"https://orcid.org/0000-0002-7317-826X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]},{"id":"https://openalex.org/I36399199","display_name":"Nanjing University of Science and Technology","ror":"https://ror.org/00xp9wg62","country_code":"CN","type":"education","lineage":["https://openalex.org/I36399199"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chuanlei Zheng","raw_affiliation_strings":["Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","Department of Computer Science and Technology, Nanjing University, Nanjing, Jiang Su 210046, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I36399199"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Nanjing University, Nanjing, Jiang Su 210046, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052170781","display_name":"Parijat Shukla","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parijat Shukla","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Department of Electrical and Computer Engineering  Iowa State University  Ames  IA 50011  USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering  Iowa State University  Ames  IA 50011  USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102839812","display_name":"Shuai Wang","orcid":"https://orcid.org/0000-0003-3394-8757"},"institutions":[{"id":"https://openalex.org/I36399199","display_name":"Nanjing University of Science and Technology","ror":"https://ror.org/00xp9wg62","country_code":"CN","type":"education","lineage":["https://openalex.org/I36399199"]},{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Wang","raw_affiliation_strings":["Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","Department of Computer Science and Technology, Nanjing University, Nanjing, Jiang Su 210046, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I36399199"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Nanjing University, Nanjing, Jiang Su 210046, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078785836","display_name":"Jie Hu","orcid":"https://orcid.org/0000-0002-7598-5153"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Hu","raw_affiliation_strings":["Intel Corporation, Portland, OR, USA","Intel Corporation, Portland, OR 97124, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Portland, OR 97124, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012812762"],"corresponding_institution_ids":["https://openalex.org/I36399199","https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16456495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"23","issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8237276077270508},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.5413195490837097},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5153400301933289},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5010631084442139},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4566161036491394},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45250898599624634},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.42320939898490906},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41791558265686035},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.41594475507736206},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.3888357877731323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3847218453884125},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23906782269477844},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.19871938228607178},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.19320032000541687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8237276077270508},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.5413195490837097},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5153400301933289},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5010631084442139},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4566161036491394},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45250898599624634},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.42320939898490906},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41791558265686035},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.41594475507736206},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.3888357877731323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3847218453884125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23906782269477844},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.19871938228607178},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.19320032000541687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2012.6378206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1542000150","https://openalex.org/W1561108238","https://openalex.org/W1569626261","https://openalex.org/W1753056909","https://openalex.org/W1825716325","https://openalex.org/W1884294223","https://openalex.org/W1967835393","https://openalex.org/W1983096721","https://openalex.org/W1986913310","https://openalex.org/W2006610758","https://openalex.org/W2029601347","https://openalex.org/W2032094184","https://openalex.org/W2097046051","https://openalex.org/W2097719961","https://openalex.org/W2099089002","https://openalex.org/W2113751407","https://openalex.org/W2114579022","https://openalex.org/W2116015411","https://openalex.org/W2117515905","https://openalex.org/W2118629573","https://openalex.org/W2120274141","https://openalex.org/W2149473197","https://openalex.org/W2151845324","https://openalex.org/W2153456949","https://openalex.org/W2170382128","https://openalex.org/W4205283737","https://openalex.org/W4243863555","https://openalex.org/W4244583165","https://openalex.org/W4246178214","https://openalex.org/W4248445118","https://openalex.org/W4285719527","https://openalex.org/W4292169167","https://openalex.org/W6633650698","https://openalex.org/W6634188326","https://openalex.org/W6637635962","https://openalex.org/W6638636664","https://openalex.org/W6677384147","https://openalex.org/W6677859296"],"related_works":["https://openalex.org/W2119246493","https://openalex.org/W1969885689","https://openalex.org/W1977539175","https://openalex.org/W4250245788","https://openalex.org/W8691679","https://openalex.org/W2106198180","https://openalex.org/W2008368885","https://openalex.org/W2038910711","https://openalex.org/W2171045950","https://openalex.org/W2978286473"],"abstract_inverted_index":{"With":[0],"shrinking":[1],"transistor":[2],"feature":[3],"size,":[4],"lowering":[5],"nodal":[6],"capacitance":[7],"and":[8,23,38,83,101,130],"supply":[9],"voltage":[10],"at":[11],"new":[12],"technology":[13],"generations,":[14],"microprocessors":[15,37],"are":[16],"becoming":[17],"more":[18],"vulnerable":[19],"to":[20,56,65,115],"single-event":[21],"upsets":[22],"transients,":[24],"a.k.a.,":[25],"soft":[26,90,155],"errors.":[27,91,156],"While":[28],"chip-multiprocessor":[29],"(CMP)":[30],"architecture":[31],"has":[32],"been":[33],"employed":[34],"in":[35,85,134,148],"mainstream":[36],"the":[39,47,57,111,142],"number":[40],"of":[41,50,144],"on-chip":[42,68],"processor":[43,69,95],"cores":[44,70,96],"keeps":[45],"increasing,":[46],"system-level":[48],"reliability":[49],"chip-multiprocessors":[51,87],"is":[52],"degrading":[53],"reversely":[54],"proportional":[55],"core":[58],"number.":[59],"In":[60],"this":[61],"work,":[62],"we":[63,118],"propose":[64,120],"exploit":[66],"abundant":[67],"for":[71,80],"redundant":[72,104],"hardware":[73],"transaction":[74,116,132],"processing,":[75],"which":[76],"provides":[77],"native":[78],"support":[79],"error":[81],"detection":[82],"recovery":[84],"transactional":[86,94],"(TxCMPs)":[88],"against":[89,154],"The":[92],"proposed":[93],"execute":[97,103],"everything":[98],"as":[99],"transactions":[100,105],"TxCMPs":[102,147],"on":[106],"different":[107],"cores.":[108],"To":[109],"alleviate":[110],"performance":[112],"overhead":[113],"due":[114],"commits,":[117],"further":[119],"two":[121],"architectural":[122],"optimizations,":[123],"namely":[124],"early":[125],"partial":[126],"commit":[127],"packet":[128],"transmission":[129],"speculative":[131],"execution":[133],"reliable":[135,152],"computing":[136,153],"mode.":[137],"Our":[138],"experimental":[139],"evaluation":[140],"confirms":[141],"effectiveness":[143],"our":[145],"optimized":[146],"achieving":[149],"low":[150],"cost":[151]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}