{"id":"https://openalex.org/W2141410210","doi":"https://doi.org/10.1109/dft.2012.6378205","title":"An on-line soft error mitigation technique for control logic of VLIW processors","display_name":"An on-line soft error mitigation technique for control logic of VLIW processors","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2141410210","doi":"https://doi.org/10.1109/dft.2012.6378205","mag":"2141410210"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2012.6378205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037267380","display_name":"Alireza Rohani","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Alireza Rohani","raw_affiliation_strings":["Testable Design and Test of Integrated Systems Group CTIT, University of Twente, Enschede, Netherlands","Testable Design and Test of Integrated Systems Group CUT, University of Twente, Enschede, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group CTIT, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group CUT, University of Twente, Enschede, The Netherlands#TAB#","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280452","display_name":"Hans G. Kerkhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hans G. Kerkhoff","raw_affiliation_strings":["Testable Design and Test of Integrated Systems Group CTIT, University of Twente, Enschede, Netherlands","Testable Design and Test of Integrated Systems Group CUT, University of Twente, Enschede, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group CTIT, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group CUT, University of Twente, Enschede, The Netherlands#TAB#","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037267380"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75721843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":null,"first_page":"85","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8168017268180847},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7544980049133301},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7187492251396179},{"id":"https://openalex.org/keywords/opcode","display_name":"Opcode","score":0.6539375185966492},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.636709451675415},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.5976535081863403},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5169769525527954},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5112531185150146},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5049598813056946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4820419251918793},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.4140929579734802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40698397159576416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3370170593261719},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.26875394582748413},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1736246943473816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12176558375358582},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.093467116355896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8168017268180847},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7544980049133301},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7187492251396179},{"id":"https://openalex.org/C52173422","wikidata":"https://www.wikidata.org/wiki/Q766483","display_name":"Opcode","level":2,"score":0.6539375185966492},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.636709451675415},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.5976535081863403},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5169769525527954},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5112531185150146},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5049598813056946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4820419251918793},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.4140929579734802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40698397159576416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3370170593261719},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26875394582748413},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1736246943473816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12176558375358582},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.093467116355896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2012.6378205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/5f91b2d7-d5ac-4546-a988-fa349b3daa2e","is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/5f91b2d7-d5ac-4546-a988-fa349b3daa2e","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Rohani, A & Kerkhoff, H G 2012, An online soft error mitigation technique for control logic of VLIW processors. in Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems 2012. IEEE, USA, pp. 85-91, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2012, Austin, Texas, United States, 3/10/12. https://doi.org/10.1109/DFT.2012.6378205","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1500849457","https://openalex.org/W1557240865","https://openalex.org/W1961009434","https://openalex.org/W1974233271","https://openalex.org/W1976431848","https://openalex.org/W1992531681","https://openalex.org/W1996628467","https://openalex.org/W2013799307","https://openalex.org/W2046626970","https://openalex.org/W2053657553","https://openalex.org/W2063272438","https://openalex.org/W2094446102","https://openalex.org/W2110215105","https://openalex.org/W2115753002","https://openalex.org/W2122149420","https://openalex.org/W2124438715","https://openalex.org/W2129750565","https://openalex.org/W2164022333","https://openalex.org/W2171448651","https://openalex.org/W2541298313","https://openalex.org/W2725179571","https://openalex.org/W3217140550","https://openalex.org/W6600119369","https://openalex.org/W6678357878"],"related_works":["https://openalex.org/W2547917644","https://openalex.org/W2995137536","https://openalex.org/W1749592617","https://openalex.org/W2537369590","https://openalex.org/W2116473596","https://openalex.org/W2007710086","https://openalex.org/W2050874000","https://openalex.org/W2126481660","https://openalex.org/W2068711101","https://openalex.org/W3182233882"],"abstract_inverted_index":{"The":[0,117],"soft":[1,36,81],"error":[2,18,37,82],"phenomenon":[3],"is":[4,54],"forecast":[5],"to":[6,32,91,141,156,176],"be":[7],"a":[8,40,56,61,72,80,125,135,139,143,168],"real":[9],"threat":[10],"for":[11,23,44,67,119],"today's":[12],"technology":[13],"of":[14,51,71,145,180],"ICs.":[15],"While":[16],"implementing":[17],"detection":[19],"and":[20,47,183],"correction":[21],"codes":[22],"regular":[24],"structural":[25],"memory":[26,137],"arrays":[27],"have":[28,106],"been":[29,86,107,165],"effectively":[30],"used":[31],"stem":[33],"the":[34,45,68,93,98,151,158,171],"emerging":[35],"threat,":[38],"utilizing":[39],"low":[41,62],"overhead":[42,63,185],"approach":[43],"complex":[46],"unstructured":[48],"control":[49,69,99,104,115,122,130,147],"logic":[50,70],"modern":[52],"processors":[53],"still":[55],"challenge.":[57],"This":[58,162],"paper":[59],"presents":[60],"reliability":[64],"enhancement":[65],"scheme":[66],"Very":[73],"Large":[74],"Instruction":[75],"Word":[76],"(VLIW)":[77],"processor.":[78],"First,":[79],"sensitivity":[83],"analysis":[84],"has":[85,164],"carried":[87],"out":[88],"in":[89,174],"order":[90,175],"distinguish":[92],"most":[94],"vulnerable":[95,103],"signals":[96,105,123,131,148],"inside":[97],"unit.":[100],"Subsequently,":[101],"these":[102,146],"classified":[108],"into":[109],"either":[110],"an":[111],"opcode-dependent":[112,121],"or":[113],"instruction-dependent":[114,129],"signal.":[116],"strategy":[118],"protecting":[120],"utilizes":[124],"ROM":[126],"memory,":[127],"while":[128],"are":[132],"protected":[133],"using":[134],"RAM":[136],"as":[138,186],"cache":[140],"store":[142],"history":[144],"along":[149],"with":[150],"Triple":[152],"Modular":[153],"Redundancy":[154],"concept":[155],"mask":[157],"single":[159],"transient":[160],"faults.":[161],"technique":[163],"implemented":[166],"on":[167],"high-performance":[169],"processor,":[170,173],"Xentium":[172],"validate":[177],"its":[178],"degree":[179],"fault":[181],"tolerance":[182],"performance":[184],"well.":[187]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}