{"id":"https://openalex.org/W2050374802","doi":"https://doi.org/10.1109/dft.2009.62","title":"Can Functional Test Achieve Low-cost Full Coverage of NoC Faults?","display_name":"Can Functional Test Achieve Low-cost Full Coverage of NoC Faults?","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2050374802","doi":"https://doi.org/10.1109/dft.2009.62","mag":"2050374802"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2009.62","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2009.62","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105973341","display_name":"Marcelo Lubaszewski","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Marcelo Lubaszewski","raw_affiliation_strings":["Electrical Engineering Department, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","Electr. Eng. Dept., UFRGS - Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Electr. Eng. Dept., UFRGS - Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5105973341"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09422792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"224","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7838255167007446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6479640007019043},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.5741720795631409},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5475864410400391},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5205398797988892},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.48759618401527405},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.47607889771461487},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4723469018936157},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4443919360637665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4356295168399811},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27986693382263184},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20739179849624634},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08443814516067505}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7838255167007446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6479640007019043},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.5741720795631409},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5475864410400391},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5205398797988892},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.48759618401527405},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.47607889771461487},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4723469018936157},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4443919360637665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4356295168399811},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27986693382263184},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20739179849624634},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08443814516067505},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2009.62","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2009.62","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2100065418","https://openalex.org/W2012607708","https://openalex.org/W2383699822","https://openalex.org/W2021502324","https://openalex.org/W2550015578","https://openalex.org/W2978844140","https://openalex.org/W4230254912","https://openalex.org/W2022158744","https://openalex.org/W1969425693"],"abstract_inverted_index":{"Abstract":[0],"form":[1],"only":[2],"given.":[3],"This":[4],"talk":[5],"focuses":[6],"on":[7],"the":[8,12,20,23,30,58,62],"functional":[9],"testing":[10],"of":[11,22,25],"NoC":[13,73],"infrastructure.":[14],"Herein,":[15],"we":[16],"are":[17],"seeking":[18],"for":[19],"integration":[21],"test":[24,37,95],"interconnects":[26],"and":[27,49,61,76,83,94],"routers,":[28],"at":[29],"lowest":[31],"possible":[32],"cost.":[33],"Therefore,":[34],"a":[35],"manufacturing":[36],"strategy":[38],"is":[39,69],"proposed,":[40],"that":[41,55],"considers":[42],"more":[43],"realistic,":[44],"logic":[45,60],"level":[46],"fault":[47,92],"models,":[48],"attempts":[50],"to":[51,71,77,89],"fully":[52],"cover":[53],"faults":[54],"affect":[56],"both":[57,91],"router":[59],"communication":[63],"channel":[64],"wires.":[65],"A":[66],"functional-based":[67],"approach":[68],"preferred,":[70],"reduce":[72],"re-design":[74],"costs":[75],"provide":[78],"at-speed":[79],"testing.":[80],"However,":[81],"scan":[82],"BISTbased":[84],"approaches":[85],"may":[86],"be":[87],"required":[88],"enhance":[90],"coverage":[93],"application":[96],"time.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}