{"id":"https://openalex.org/W2116730002","doi":"https://doi.org/10.1109/dft.2007.52","title":"Analysis of Specified Bit Handling Capability of Combinational Expander Networks","display_name":"Analysis of Specified Bit Handling Capability of Combinational Expander Networks","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2116730002","doi":"https://doi.org/10.1109/dft.2007.52","mag":"2116730002"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2007.52","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2007.52","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abhijit Jas","raw_affiliation_strings":["Advanced Test Technology, Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Test Technology, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113886066","display_name":"Srinivas Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Patil","raw_affiliation_strings":["Advanced Test Technology, Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Test Technology, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036507220"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12168208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"252","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.804834246635437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6443096399307251},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.567148745059967},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5500640869140625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5398786067962646},{"id":"https://openalex.org/keywords/expander-graph","display_name":"Expander graph","score":0.513053297996521},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4581112265586853},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.45202067494392395},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3764258921146393},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3764142692089081},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.30810993909835815},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2812236249446869},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2807571291923523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14210078120231628},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08070912957191467}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.804834246635437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6443096399307251},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.567148745059967},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5500640869140625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5398786067962646},{"id":"https://openalex.org/C154547637","wikidata":"https://www.wikidata.org/wiki/Q776602","display_name":"Expander graph","level":3,"score":0.513053297996521},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4581112265586853},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.45202067494392395},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3764258921146393},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3764142692089081},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.30810993909835815},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2812236249446869},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2807571291923523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14210078120231628},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08070912957191467},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2007.52","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2007.52","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1495265557","https://openalex.org/W1533071485","https://openalex.org/W1534925464","https://openalex.org/W1595513435","https://openalex.org/W1763985980","https://openalex.org/W2099814124","https://openalex.org/W2112416382","https://openalex.org/W2115658300","https://openalex.org/W2117905839","https://openalex.org/W2118922141","https://openalex.org/W2123172689","https://openalex.org/W2130149750","https://openalex.org/W2132752566","https://openalex.org/W2135627440","https://openalex.org/W2139009001","https://openalex.org/W2159871346","https://openalex.org/W2168755502","https://openalex.org/W4249647124","https://openalex.org/W6629413327","https://openalex.org/W6635265389","https://openalex.org/W6678547431"],"related_works":["https://openalex.org/W1412895167","https://openalex.org/W2132684947","https://openalex.org/W4238986168","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2132547051"],"abstract_inverted_index":{"Test":[0],"compression":[1,106,138],"schemes":[2,19],"based":[3],"on":[4,79],"combinational":[5,54,122],"expander":[6,55,72,123],"networks":[7,56],"have":[8],"become":[9],"very":[10],"popular":[11],"in":[12,129],"recent":[13],"times.":[14],"The":[15],"idea":[16],"behind":[17],"these":[18],"is":[20],"to":[21,28],"use":[22],"m":[23,96],"bits":[24,33,66],"from":[25],"the":[26,35,40,49,71,76,80,92,103,120,134],"tester":[27],"produce":[29],"N(m":[30],"<":[31],"N)":[32],"for":[34],"internal":[36],"scan":[37],"chains":[38],"of":[39,52,83,95,102,105,117,119,137],"circuit":[41],"under":[42],"test.":[43],"In":[44],"this":[45],"paper":[46],"we":[47,87],"address":[48],"general":[50],"problem":[51],"designing":[53],"with":[57],"N":[58],"outputs":[59],"which":[60],"guarantee":[61],"that":[62,90,107,114],"any":[63],"S":[64],"specified":[65],"can":[67,108],"be":[68,109],"justified":[69],"at":[70],"output.":[73],"By":[74],"analyzing":[75],"constraints":[77],"imposed":[78],"output":[81],"space":[82],"such":[84],"a":[85,99,115],"network":[86],"derive":[88],"formulae":[89],"provide":[91],"minimum":[93],"value":[94,101],"(and":[97],"consequently":[98],"maximum":[100,135],"amount":[104,136],"achieved).":[110],"We":[111],"then":[112],"show":[113],"subclass":[116],"one":[118],"state-of-the-art":[121],"designs":[124,132],"(XPAND)":[125],"being":[126],"currently":[127],"used":[128],"several":[130],"industrial":[131],"achieves":[133],"possible.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}