{"id":"https://openalex.org/W1986905512","doi":"https://doi.org/10.1109/dft.2007.49","title":"SET Emulation Under a Quantized Delay Model","display_name":"SET Emulation Under a Quantized Delay Model","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W1986905512","doi":"https://doi.org/10.1109/dft.2007.49","mag":"1986905512"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2007.49","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2007.49","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039590345","display_name":"M. Garc\u00eda-Valderas","orcid":"https://orcid.org/0000-0003-1615-1607"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Mario Garcia Valderas","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain","Univ. Carlos III de Madrid, Madrid#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Univ. Carlos III de Madrid, Madrid#TAB#","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048097624","display_name":"Ra\u00fal Fern\u00e1ndez Cardenal","orcid":null},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Raul Fernandez Cardenal","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain","Univ. Carlos III de Madrid, Madrid#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Univ. Carlos III de Madrid, Madrid#TAB#","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067423177","display_name":"C. L\u00f3pez-Ongil","orcid":"https://orcid.org/0000-0001-9451-6611"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Celia Lopez Ongil","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain","Univ. Carlos III de Madrid, Madrid#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Univ. Carlos III de Madrid, Madrid#TAB#","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030100022","display_name":"M. Portela-Garc\u00eda","orcid":"https://orcid.org/0000-0002-4103-0519"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marta Portela Garcia","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain","Univ. Carlos III de Madrid, Madrid#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Univ. Carlos III de Madrid, Madrid#TAB#","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022411878","display_name":"Luis Entrena","orcid":"https://orcid.org/0000-0001-6021-165X"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Entrena","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain","Univ. Carlos III de Madrid, Madrid#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Univ. Carlos III de Madrid, Madrid#TAB#","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5039590345"],"corresponding_institution_ids":["https://openalex.org/I50357001"],"apc_list":null,"apc_paid":null,"fwci":1.405,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81239817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8402465581893921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.735750675201416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7304551005363464},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6102448105812073},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5611318945884705},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.525187611579895},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4934924840927124},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46170929074287415},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.45475780963897705},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4542428255081177},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4283013641834259},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4198988080024719},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4197227358818054},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.384397953748703},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34367746114730835},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.303338885307312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2765918970108032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15029779076576233},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1385972797870636},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11638569831848145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0841444730758667}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8402465581893921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.735750675201416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7304551005363464},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6102448105812073},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5611318945884705},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.525187611579895},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4934924840927124},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46170929074287415},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.45475780963897705},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4542428255081177},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4283013641834259},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4198988080024719},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4197227358818054},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.384397953748703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34367746114730835},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.303338885307312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2765918970108032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15029779076576233},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1385972797870636},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11638569831848145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0841444730758667},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2007.49","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2007.49","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1512292032","https://openalex.org/W1965475108","https://openalex.org/W2089244748","https://openalex.org/W2098513789","https://openalex.org/W2106262391","https://openalex.org/W2114115463","https://openalex.org/W2121395914","https://openalex.org/W2129009228","https://openalex.org/W2142584061","https://openalex.org/W2143105503","https://openalex.org/W2152507675","https://openalex.org/W2160778748","https://openalex.org/W4235799760"],"related_works":["https://openalex.org/W3106447748","https://openalex.org/W1600260729","https://openalex.org/W2118560622","https://openalex.org/W3216514701","https://openalex.org/W2145233434","https://openalex.org/W2054112973","https://openalex.org/W2946207961","https://openalex.org/W198306012","https://openalex.org/W622360268","https://openalex.org/W4312335373"],"abstract_inverted_index":{"Single":[0],"event":[1],"transient":[2],"(SET)":[3],"fault":[4,24,87],"analysis":[5,88],"is":[6,31],"usually":[7],"performed":[8],"trough":[9],"digital":[10],"simulation":[11,30],"at":[12],"the":[13,55,63],"gate":[14,28],"level.":[15],"However,":[16],"this":[17,35],"method":[18],"cannot":[19],"be":[20,72,82],"used":[21],"for":[22],"large":[23],"injection":[25],"campaigns,":[26],"since":[27],"level":[29],"quite":[32],"slow.":[33],"In":[34],"paper,":[36],"we":[37],"propose":[38],"an":[39,43],"approach":[40,80],"to":[41,84,97],"build":[42],"FPGA":[44],"based":[45],"SET":[46,86],"emulator,":[47],"which":[48],"implements":[49],"a":[50,76],"quantized":[51,64],"delay":[52,65],"model":[53,66],"of":[54,93],"circuit":[56],"under":[57],"evaluation.":[58],"Experimental":[59],"results":[60,69],"demonstrate":[61],"that":[62],"produces":[67],"accurate":[68],"and":[70],"can":[71,81],"easily":[73],"captured":[74],"in":[75],"FPGA.":[77],"The":[78],"proposed":[79],"automated":[83],"increase":[85],"performance":[89],"by":[90],"three":[91],"orders":[92],"magnitude":[94],"with":[95],"respect":[96],"simulation.":[98]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}