{"id":"https://openalex.org/W2101270485","doi":"https://doi.org/10.1109/dft.2006.67","title":"VLSI Implementation of a Fault-Tolerant Distributed Clock Generation","display_name":"VLSI Implementation of a Fault-Tolerant Distributed Clock Generation","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2101270485","doi":"https://doi.org/10.1109/dft.2006.67","mag":"2101270485"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2006.67","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2006.67","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069204053","display_name":"Markus Ferringer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Ferringer","raw_affiliation_strings":["TU Vienna, Austria","TU Vienna/Embedded Comput. Syst., Vienna"],"affiliations":[{"raw_affiliation_string":"TU Vienna, Austria","institution_ids":[]},{"raw_affiliation_string":"TU Vienna/Embedded Comput. Syst., Vienna","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055262365","display_name":"Gottfried Fuchs","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Fuchs","raw_affiliation_strings":["TU Vienna, Austria","TU Vienna/Embedded Comput. Syst., Vienna"],"affiliations":[{"raw_affiliation_string":"TU Vienna, Austria","institution_ids":[]},{"raw_affiliation_string":"TU Vienna/Embedded Comput. Syst., Vienna","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Steininger","raw_affiliation_strings":["TU Vienna, Austria","TU Vienna/Embedded Comput. Syst., Vienna"],"affiliations":[{"raw_affiliation_string":"TU Vienna, Austria","institution_ids":[]},{"raw_affiliation_string":"TU Vienna/Embedded Comput. Syst., Vienna","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077407231","display_name":"G. Kempf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087918","display_name":"Aerospace & Advanced Composites (Austria)","ror":"https://ror.org/002s66543","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210087918"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"G. Kempf","raw_affiliation_strings":["Austrian AeroSpace GmbH, Austria","Austrian Aerospace GmbH, Austria#TAB#"],"affiliations":[{"raw_affiliation_string":"Austrian AeroSpace GmbH, Austria","institution_ids":["https://openalex.org/I4210087918"]},{"raw_affiliation_string":"Austrian Aerospace GmbH, Austria#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069204053"],"corresponding_institution_ids":["https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":2.7874,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.90287046,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"32","issue":null,"first_page":"563","last_page":"571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8238243460655212},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.7894428968429565},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7430857419967651},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6436830759048462},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6106714010238647},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5776398777961731},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5498797297477722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47966626286506653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3400540351867676},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27690017223358154},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2649022936820984},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.22204676270484924},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09387922286987305}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8238243460655212},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.7894428968429565},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7430857419967651},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6436830759048462},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6106714010238647},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5776398777961731},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5498797297477722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47966626286506653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3400540351867676},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27690017223358154},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2649022936820984},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.22204676270484924},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09387922286987305},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2006.67","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2006.67","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1609287256","https://openalex.org/W1662010573","https://openalex.org/W2001985424","https://openalex.org/W2067060908","https://openalex.org/W2095343473","https://openalex.org/W2101395364","https://openalex.org/W2106168311","https://openalex.org/W2121914493","https://openalex.org/W2125117969","https://openalex.org/W2137807823","https://openalex.org/W2157227400","https://openalex.org/W2163748441","https://openalex.org/W2169967707","https://openalex.org/W2528866802","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1497331638","https://openalex.org/W4387123206","https://openalex.org/W2292909929","https://openalex.org/W2157864354","https://openalex.org/W2075592087","https://openalex.org/W2044103179","https://openalex.org/W2246178160","https://openalex.org/W2006392656","https://openalex.org/W2371965169","https://openalex.org/W1996410343"],"abstract_inverted_index":{"In":[0],"this":[1,37],"paper":[2],"the":[3,10,51,71,76,79,88,94,97,103],"authors":[4,18,69,104],"introduce":[5],"a":[6,14,54,84,111],"novel":[7],"approach":[8],"for":[9,65,78],"on-chip":[11],"generation":[12,46,101],"of":[13,53,87,96],"fault-tolerant":[15,32,99],"clock.":[16],"The":[17,43,68],"motivate":[19],"why":[20],"it":[21],"becomes":[22],"more":[23,25],"and":[24,35,82],"desirable":[26],"to":[27],"provide":[28,83],"VLSI":[29,90],"circuits":[30],"with":[31],"clocking":[33],"methods":[34],"how":[36],"fault":[38],"tolerance":[39],"can":[40],"be":[41],"achieved.":[42],"proposed":[44,98],"clock":[45,58,100],"method":[47,102],"is":[48],"based":[49],"on":[50],"adaptation":[52],"well":[55],"known":[56],"distributed":[57],"synchronization":[59],"algorithm":[60],"which":[61],"has":[62],"been":[63],"adapted":[64],"hardware":[66,80],"implementation.":[67,91],"present":[70,106],"underlying":[72],"algorithm,":[73],"point":[74],"out":[75],"difficulties":[77],"implementation":[81,113],"detailed":[85],"description":[86],"resulting":[89],"To":[92],"emphasize":[93],"feasibility":[95],"also":[105],"some":[107],"measurement":[108],"results":[109],"from":[110],"prototype":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}