{"id":"https://openalex.org/W2115346476","doi":"https://doi.org/10.1109/delta.2008.59","title":"Efficient VLSI Layout of Edge Product Networks","display_name":"Efficient VLSI Layout of Edge Product Networks","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2115346476","doi":"https://doi.org/10.1109/delta.2008.59","mag":"2115346476"},"language":"en","primary_location":{"id":"doi:10.1109/delta.2008.59","is_oa":false,"landing_page_url":"https://doi.org/10.1109/delta.2008.59","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013601095","display_name":"Saeedeh Bakhshi","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Saeedeh Bakhshi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","IPM school of Computer Science, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"IPM school of Computer Science, Tehran, Iran","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","IPM school of Computer Science, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"IPM school of Computer Science, Tehran, Iran","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013601095"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14234265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"555","last_page":"560"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8428887128829956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6586660146713257},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.6308175325393677},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.626177966594696},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.6196230053901672},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.517108678817749},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.46426865458488464},{"id":"https://openalex.org/keywords/graph-theory","display_name":"Graph theory","score":0.43942877650260925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.426333487033844},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.42184579372406006},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3911847174167633},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23323941230773926},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23139670491218567},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22738221287727356},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.11974439024925232},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10732081532478333},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10257869958877563}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8428887128829956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6586660146713257},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.6308175325393677},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.626177966594696},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.6196230053901672},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.517108678817749},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.46426865458488464},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.43942877650260925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.426333487033844},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.42184579372406006},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3911847174167633},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23323941230773926},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23139670491218567},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22738221287727356},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.11974439024925232},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10732081532478333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10257869958877563},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/delta.2008.59","is_oa":false,"landing_page_url":"https://doi.org/10.1109/delta.2008.59","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W86126052","https://openalex.org/W1507349209","https://openalex.org/W1585714998","https://openalex.org/W2029282358","https://openalex.org/W2067086919","https://openalex.org/W2091104536","https://openalex.org/W2098124057","https://openalex.org/W2124425582","https://openalex.org/W2143786258","https://openalex.org/W2144505980","https://openalex.org/W2154513482","https://openalex.org/W2157211828","https://openalex.org/W2167427986","https://openalex.org/W2169740465","https://openalex.org/W6634991769","https://openalex.org/W6673137507","https://openalex.org/W6674870151"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1910384104","https://openalex.org/W2141984086","https://openalex.org/W2020668112","https://openalex.org/W2003131643","https://openalex.org/W4237707612","https://openalex.org/W2081922338","https://openalex.org/W3195379088"],"abstract_inverted_index":{"The":[0],"interconnection":[1],"network":[2],"between":[3],"the":[4,16,45,49,62,72,82,89,94,101,107,121],"processor":[5],"cores":[6],"in":[7,27,40,54],"multiprocessors":[8],"on":[9,15,111,120,132],"chip":[10],"has":[11],"a":[12,67],"crucial":[13],"impact":[14],"performance.":[17,32],"Efficient":[18],"VLSI":[19,63],"layout":[20,64,122],"area":[21,37,123],"of":[22,66,88,100],"such":[23],"networks":[24],"can":[25,38],"result":[26],"lower":[28],"costs":[29],"and":[30,43,85,97,124,134],"better":[31],"Layouts":[33],"with":[34],"more":[35],"compact":[36],"lead":[39],"shorter":[41,55],"wires":[42,50],"therefore":[44],"signal":[46],"propagation":[47],"through":[48],"may":[51],"take":[52],"place":[53],"time.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60,105],"study":[61],"bounds":[65,77,119],"new":[68],"product":[69],"network,":[70],"called":[71],"edge":[73,102],"graph":[74,103],"product.":[75],"Lower":[76],"are":[78],"usually":[79],"computed":[80],"by":[81,128],"crossing":[83,98],"number":[84,99],"bisection":[86,95],"width":[87,96],"topological":[90],"graphs.":[91],"For":[92],"computing":[93],"product,":[104],"use":[106],"obtained":[108],"upper":[109,118],"bound":[110],"maximal":[112],"congestion.":[113],"We":[114],"also":[115],"represent":[116],"efficient":[117],"maximum":[125],"wire":[126],"length":[127],"constructing":[129],"layouts":[130],"based":[131],"separators":[133],"bifurcators.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}