{"id":"https://openalex.org/W2160311569","doi":"https://doi.org/10.1109/delta.2008.109","title":"Configurable Blocks for Multi-precision Multiplication","display_name":"Configurable Blocks for Multi-precision Multiplication","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2160311569","doi":"https://doi.org/10.1109/delta.2008.109","mag":"2160311569"},"language":"en","primary_location":{"id":"doi:10.1109/delta.2008.109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/delta.2008.109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026487870","display_name":"Oliver A. Pf\u00e4nder","orcid":null},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Oliver A. Pf\u00e4nder","raw_affiliation_strings":["Institute for Microelectronics, University of Ulm (EBS), Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronics, University of Ulm (EBS), Germany","institution_ids":["https://openalex.org/I196349391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110265355","display_name":"Reinhard Nopper","orcid":null},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Reinhard Nopper","raw_affiliation_strings":["Institute for Microelectronics, University of Ulm (EBS), Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronics, University of Ulm (EBS), Germany","institution_ids":["https://openalex.org/I196349391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111462465","display_name":"Hans-J\u00f6rg Pfleiderer","orcid":null},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-J\u00f6rg Pfleiderer","raw_affiliation_strings":["Institute for Microelectronics, University of Ulm (EBS), Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronics, University of Ulm (EBS), Germany","institution_ids":["https://openalex.org/I196349391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100654627","display_name":"Shun Zhou","orcid":"https://orcid.org/0000-0003-4572-9666"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Shun Zhou","raw_affiliation_strings":["Electrical and Computer Engineering Department, Hong Kong University of Science and Technology, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Hong Kong University of Science and Technology, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043012225","display_name":"Amine Bermak","orcid":"https://orcid.org/0000-0003-4984-6093"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Amine Bermak","raw_affiliation_strings":["Electrical and Computer Engineering Department, Hong Kong University of Science and Technology, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Hong Kong University of Science and Technology, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026487870"],"corresponding_institution_ids":["https://openalex.org/I196349391"],"apc_list":null,"apc_paid":null,"fwci":0.678,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75212115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7964794635772705},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7822238206863403},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7609570026397705},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7213181853294373},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5124760270118713},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.49855947494506836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4922389090061188},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4865185618400574},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.48344478011131287},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46875715255737305},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.450371652841568},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.443793922662735},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4193163216114044},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4118499159812927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37308698892593384},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34144800901412964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.265594482421875},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11747023463249207}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7964794635772705},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7822238206863403},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7609570026397705},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7213181853294373},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5124760270118713},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.49855947494506836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4922389090061188},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4865185618400574},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.48344478011131287},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46875715255737305},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.450371652841568},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.443793922662735},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4193163216114044},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4118499159812927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37308698892593384},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34144800901412964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.265594482421875},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11747023463249207},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/delta.2008.109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/delta.2008.109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-46824","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-46824","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1578458555","https://openalex.org/W1584008964","https://openalex.org/W1824649256","https://openalex.org/W2048773562","https://openalex.org/W2110766520","https://openalex.org/W2532493179"],"related_works":["https://openalex.org/W2171373222","https://openalex.org/W1576787868","https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W2144044430","https://openalex.org/W4383744680","https://openalex.org/W1971632278","https://openalex.org/W4239932082","https://openalex.org/W1991576731"],"abstract_inverted_index":{"Implementing":[0],"arithmetic-heavy":[1],"applications":[2],"such":[3],"as":[4],"filters":[5],"or":[6],"neural":[7],"networks":[8],"in":[9,46,50,65,129],"FPGAs":[10],"relies":[11],"to":[12,31,52,62],"a":[13,32,87,97,103,108,114],"great":[14],"extent":[15],"on":[16],"the":[17,54,66],"realization":[18],"of":[19,78],"efficient":[20],"multipliers.":[21],"However,":[22],"implementing":[23],"high-precision":[24],"multipliers":[25,126],"only":[26],"with":[27,86],"configurable":[28,80],"logic":[29],"leads":[30],"large":[33],"lookup-table":[34],"usage":[35],"and":[36,112],"considerable":[37],"routing":[38],"efforts.":[39],"Thus,":[40],"hard-wired":[41],"multiplier":[42,111],"blocks":[43,81],"are":[44],"embedded":[45],"modern":[47],"FPGA":[48],"devices":[49],"order":[51],"relieve":[53],"resources,":[55],"but":[56],"their":[57],"word-length":[58,88],"is":[59],"still":[60],"fixed":[61],"e.g.":[63],"18x18-bit":[64],"Xilinx":[67],"Virtex-IV":[68],"DSP48":[69],"slices.":[70],"In":[71],"this":[72],"paper,":[73],"we":[74],"describe":[75],"our":[76],"approach":[77],"creating":[79],"suitable":[82],"for":[83],"multi-precision":[84],"multiplication":[85],"that":[89,101,117],"can":[90,118],"be":[91,119],"changed":[92],"at":[93],"run-time.":[94],"We":[95],"present":[96],"novel":[98],"block-serial":[99],"design":[100],"shows":[102],"60%":[104],"area":[105],"advantage":[106],"over":[107],"fully":[109,123],"parallel":[110],"also":[113],"larger":[115],"structure":[116],"partitioned":[120],"into":[121],"several":[122],"functional":[124],"smaller":[125],"working":[127],"simultaneously":[128],"different":[130],"configurations.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-15T08:11:43.952461","created_date":"2025-10-10T00:00:00"}