{"id":"https://openalex.org/W3026169138","doi":"https://doi.org/10.1109/ddecs50862.2020.9095728","title":"SHiLA: Synthesizing High-Level Assertions for High-Speed Validation of High-Level Designs","display_name":"SHiLA: Synthesizing High-Level Assertions for High-Speed Validation of High-Level Designs","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3026169138","doi":"https://doi.org/10.1109/ddecs50862.2020.9095728","mag":"3026169138"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112901542","display_name":"Mohammad Riazati","orcid":null},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Mohammad Riazati","raw_affiliation_strings":["M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"],"affiliations":[{"raw_affiliation_string":"M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden","institution_ids":["https://openalex.org/I82509713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063193249","display_name":"Masoud Daneshtalab","orcid":"https://orcid.org/0000-0001-6289-1521"},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Masoud Daneshtalab","raw_affiliation_strings":["M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"],"affiliations":[{"raw_affiliation_string":"M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden","institution_ids":["https://openalex.org/I82509713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052013615","display_name":"Mikael Sj\u00f6din","orcid":"https://orcid.org/0000-0001-7586-0409"},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Mikael Sjodin","raw_affiliation_strings":["M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"],"affiliations":[{"raw_affiliation_string":"M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden","institution_ids":["https://openalex.org/I82509713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062612658","display_name":"Bj\u00f6rn Lisper","orcid":"https://orcid.org/0000-0001-5297-6548"},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Bjorn Lisper","raw_affiliation_strings":["M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"],"affiliations":[{"raw_affiliation_string":"M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden","institution_ids":["https://openalex.org/I82509713"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112901542"],"corresponding_institution_ids":["https://openalex.org/I82509713"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05923345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.9285712242126465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7893475294113159},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6935104131698608},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6538004875183105},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5678368806838989},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5660499334335327},{"id":"https://openalex.org/keywords/enabling","display_name":"Enabling","score":0.47070810198783875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33358442783355713},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3333796560764313},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32507264614105225},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32020217180252075},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2811166048049927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10138776898384094}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.9285712242126465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7893475294113159},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6935104131698608},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6538004875183105},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5678368806838989},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5660499334335327},{"id":"https://openalex.org/C22607594","wikidata":"https://www.wikidata.org/wiki/Q5375150","display_name":"Enabling","level":2,"score":0.47070810198783875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33358442783355713},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3333796560764313},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32507264614105225},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32020217180252075},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2811166048049927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10138776898384094},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523322927","https://openalex.org/W1606739604","https://openalex.org/W1978408137","https://openalex.org/W2057807751","https://openalex.org/W2121535459","https://openalex.org/W2589051953","https://openalex.org/W2593617790","https://openalex.org/W2601893724","https://openalex.org/W2916312349","https://openalex.org/W6631251533"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W4230849338","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W1968067090","https://openalex.org/W2345942070","https://openalex.org/W2141398161","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"In":[0,73],"the":[1,9,12,29,33,47,50,53,78,95,131,136],"past,":[2],"assertions":[3,34,51],"were":[4],"mostly":[5],"used":[6,120],"to":[7,31,94,112],"validate":[8],"system":[10],"through":[11],"design":[13,97],"and":[14,39,41,59,81],"simulation":[15,115],"process.":[16],"Later,":[17],"a":[18,82],"new":[19],"method":[20],"known":[21],"as":[22,128],"assertion":[23,88,126],"synthesis":[24,48,89],"was":[25],"introduced,":[26],"which":[27,87,102],"enabled":[28],"designers":[30],"use":[32],"for":[35,70],"high-speed":[36],"hardware":[37],"emulation":[38],"safety":[40],"reliability":[42],"insurance":[43],"after":[44],"tape-out.":[45],"Although":[46],"of":[49,65],"at":[52],"register":[54],"transfer":[55],"level":[56],"is":[57,103,107],"proposed":[58,100],"implemented":[60],"in":[61,121],"several":[62],"works,":[63],"none":[64],"them":[66],"can":[67,90,117],"be":[68,92,119],"adopted":[69],"high-level":[71,96],"assertions.":[72],"this":[74],"paper,":[75],"we":[76],"propose":[77],"SHiLA":[79],"framework":[80],"detailed":[83],"implementation":[84],"guide":[85],"by":[86],"also":[91,118],"applied":[93],"processes.":[98],"The":[99],"method,":[101],"fully":[104],"tool":[105],"independent,":[106],"not":[108],"only":[109],"an":[110],"enabler":[111],"highspeed":[113],"assertion-assisted":[114],"but":[116],"other":[122],"scenarios":[123],"that":[124],"need":[125],"synthesis,":[127],"it":[129],"has":[130],"minimum":[132],"possible":[133],"effect":[134],"on":[135],"main":[137],"design's":[138],"performance.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}