{"id":"https://openalex.org/W3027659056","doi":"https://doi.org/10.1109/ddecs50862.2020.9095655","title":"Automatically Generated Nonlinear Analog Circuit Models Enclosing Variations with Intervals and Affine Forms for Reachability Analysis","display_name":"Automatically Generated Nonlinear Analog Circuit Models Enclosing Variations with Intervals and Affine Forms for Reachability Analysis","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3027659056","doi":"https://doi.org/10.1109/ddecs50862.2020.9095655","mag":"3027659056"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044093949","display_name":"Malgorzata Rechmal-Lesse","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Malgorzata Rechmal-Lesse","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz University, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz University, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057355393","display_name":"Gerald Alexander Koroa","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerald Alexander Koroa","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz University, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz University, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091643585","display_name":"Yeremia Gunawan Adhisantoso","orcid":"https://orcid.org/0000-0001-8132-5007"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yeremia Gunawan Adhisantoso","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz University, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz University, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz University, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz University, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044093949"],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":0.1407,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50025786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"22","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.9523636102676392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6465750932693481},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.611100971698761},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5991214513778687},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5963300466537476},{"id":"https://openalex.org/keywords/affine-transformation","display_name":"Affine transformation","score":0.565626323223114},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.5472537875175476},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5465831160545349},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5377659201622009},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5010087490081787},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.49635130167007446},{"id":"https://openalex.org/keywords/symbolic-trajectory-evaluation","display_name":"Symbolic trajectory evaluation","score":0.48256388306617737},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4804620146751404},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4618683159351349},{"id":"https://openalex.org/keywords/affine-arithmetic","display_name":"Affine arithmetic","score":0.45383480191230774},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23256981372833252},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11656826734542847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08011901378631592}],"concepts":[{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.9523636102676392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6465750932693481},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.611100971698761},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5991214513778687},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5963300466537476},{"id":"https://openalex.org/C92757383","wikidata":"https://www.wikidata.org/wiki/Q382497","display_name":"Affine transformation","level":2,"score":0.565626323223114},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.5472537875175476},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5465831160545349},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5377659201622009},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5010087490081787},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.49635130167007446},{"id":"https://openalex.org/C23123167","wikidata":"https://www.wikidata.org/wiki/Q7661193","display_name":"Symbolic trajectory evaluation","level":3,"score":0.48256388306617737},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4804620146751404},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4618683159351349},{"id":"https://openalex.org/C167315692","wikidata":"https://www.wikidata.org/wiki/Q3622729","display_name":"Affine arithmetic","level":3,"score":0.45383480191230774},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23256981372833252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11656826734542847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08011901378631592},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1569692898","https://openalex.org/W1576278728","https://openalex.org/W2016232724","https://openalex.org/W2033403114","https://openalex.org/W2055347304","https://openalex.org/W2059921766","https://openalex.org/W2085838366","https://openalex.org/W2086376934","https://openalex.org/W2116358561","https://openalex.org/W2119830310","https://openalex.org/W2135128809","https://openalex.org/W2139030761","https://openalex.org/W2164759324","https://openalex.org/W2600694810","https://openalex.org/W3150510002"],"related_works":["https://openalex.org/W2186150309","https://openalex.org/W2122691518","https://openalex.org/W2145540164","https://openalex.org/W1905658062","https://openalex.org/W2736010003","https://openalex.org/W2111058588","https://openalex.org/W2366636896","https://openalex.org/W154554329","https://openalex.org/W3027659056","https://openalex.org/W2182773416"],"abstract_inverted_index":{"In":[0,29,76],"contrast":[1],"to":[2,26,41,104],"the":[3,16,49,56,106],"formal":[4,10],"verification":[5,11],"of":[6,15,98],"digital":[7],"circuits,":[8],"analog":[9,43],"requires":[12],"appropriate":[13],"tolerances":[14,21],"device":[17,57],"parameters.":[18],"Enclosing":[19],"these":[20,68,91],"in":[22,90],"set-valued":[23],"models":[24,52,92],"leads":[25],"unwanted":[27],"overapproximation.":[28,107],"this":[30],"paper,":[31],"we":[32,79,86],"present":[33],"an":[34],"automated":[35],"modeling":[36,61],"approach,":[37],"which":[38],"is":[39],"applicable":[40],"nonlinear":[42],"and":[44,60,72],"mixed-signal":[45],"circuits.":[46],"We":[47,66],"describe":[48],"behavioral":[50],"circuit":[51],"as":[53,55],"well":[54],"parameter":[58],"variations":[59],"errors":[62],"by":[63],"symbolic":[64],"equations.":[65],"substitute":[67],"symbols":[69],"with":[70],"intervals":[71],"affine":[73],"forms,":[74],"respectively.":[75],"each":[77],"case":[78],"provide":[80],"semi-symbolic":[81],"hybrid":[82],"automata":[83],"models.":[84],"Then,":[85],"insert":[87],"numerical":[88],"values":[89],"for":[93],"reachability":[94,100],"analysis.":[95],"The":[96],"results":[97],"both":[99],"analyses":[101],"are":[102],"used":[103],"reduce":[105]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}