{"id":"https://openalex.org/W2616998739","doi":"https://doi.org/10.1109/ddecs.2017.7934557","title":"Formal Design Space Exploration for memristor-based crossbar architecture","display_name":"Formal Design Space Exploration for memristor-based crossbar architecture","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2616998739","doi":"https://doi.org/10.1109/ddecs.2017.7934557","mag":"2616998739"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03094567","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082995771","display_name":"Marcello Traiola","orcid":"https://orcid.org/0000-0003-1484-5162"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marcello Traiola","raw_affiliation_strings":["LIRMM, University of Montpellier, France","TEST - Test and dEpendability of microelectronic integrated SysTems (LIRMM, 161 rue Ada, 34000 Montpellier - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"TEST - Test and dEpendability of microelectronic integrated SysTems (LIRMM, 161 rue Ada, 34000 Montpellier - France)","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040622270","display_name":"Mario Barbareschi","orcid":"https://orcid.org/0000-0002-1417-6328"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario Barbareschi","raw_affiliation_strings":["DIETI, University of Naples Federico II, Italy","University of Naples Federico II = Universit\u00e0 degli studi di Napoli Federico II (Via Cintia Monte S. Angelo, 80126 Napoli, Italy - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"University of Naples Federico II = Universit\u00e0 degli studi di Napoli Federico II (Via Cintia Monte S. Angelo, 80126 Napoli, Italy - Italy)","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alberto Bosio","raw_affiliation_strings":["LIRMM, University of Montpellier, France","TEST - Test and dEpendability of microelectronic integrated SysTems (LIRMM, 161 rue Ada, 34000 Montpellier - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"TEST - Test and dEpendability of microelectronic integrated SysTems (LIRMM, 161 rue Ada, 34000 Montpellier - France)","institution_ids":["https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3792,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45038015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8250317573547363},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7560060620307922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6938046813011169},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5805745124816895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5435112118721008},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5403777360916138},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5238399505615234},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4780222177505493},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4775565266609192},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3964453339576721},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38037362694740295},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.338652104139328},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30796927213668823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18943893909454346},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10338366031646729},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07323485612869263}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8250317573547363},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7560060620307922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6938046813011169},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5805745124816895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5435112118721008},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5403777360916138},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5238399505615234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4780222177505493},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4775565266609192},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3964453339576721},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38037362694740295},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.338652104139328},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30796927213668823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18943893909454346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10338366031646729},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07323485612869263},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2017.7934557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03094567v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03094567","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DDECS 2017 - 20th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Apr 2017, Dresden, Germany. pp.145-150, ⟨10.1109/DDECS.2017.7934557⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03094567v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03094567","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DDECS 2017 - 20th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Apr 2017, Dresden, Germany. pp.145-150, ⟨10.1109/DDECS.2017.7934557⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W2018774711","https://openalex.org/W2065690384","https://openalex.org/W2074357625","https://openalex.org/W2084379018","https://openalex.org/W2090413838","https://openalex.org/W2107969613","https://openalex.org/W2130494464","https://openalex.org/W2130688260","https://openalex.org/W2162651880","https://openalex.org/W2216132385","https://openalex.org/W2323986115","https://openalex.org/W2554218635","https://openalex.org/W4254901135","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2144085790","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W1568378063","https://openalex.org/W2516929886","https://openalex.org/W4317826599"],"abstract_inverted_index":{"The":[0,103],"unceasing":[1],"shrinking":[2],"process":[3],"of":[4,41],"CMOS":[5,33],"technology":[6],"is":[7,39,77,106],"leading":[8],"to":[9,31,53,80,88,130],"its":[10],"physical":[11],"limits,":[12],"impacting":[13],"several":[14],"aspects,":[15],"such":[16],"as":[17],"performances,":[18],"power":[19],"consumption":[20],"and":[21,82,114],"many":[22],"others.":[23],"Alternative":[24],"solutions":[25],"are":[26],"under":[27],"investigation":[28],"in":[29,86,127],"order":[30,87],"overcome":[32],"limitations.":[34],"Among":[35],"them,":[36],"the":[37,65,84,90,124],"memristor":[38],"one":[40],"promising":[42],"technologies.":[43],"Several":[44],"works":[45],"have":[46],"been":[47],"proposed":[48],"so":[49],"far,":[50],"describing":[51],"how":[52],"synthesize":[54],"boolean":[55],"logic":[56],"functions":[57],"on":[58,64],"memristors-based":[59],"crossbar":[60,92],"architecture.":[61],"However,":[62],"depending":[63],"synthesis":[66],"parameters,":[67],"different":[68],"architectures":[69],"can":[70],"be":[71],"obtained.":[72],"Design":[73],"Space":[74],"Exploration":[75],"(DSE)":[76],"therefore":[78],"mandatory":[79],"help":[81],"guide":[83],"designer":[85],"select":[89],"best":[91],"configuration.":[93],"In":[94],"this":[95],"paper,":[96],"we":[97],"present":[98],"a":[99],"formal":[100],"DSE":[101],"approach.":[102],"main":[104],"advantage":[105],"that":[107],"it":[108,116],"does":[109],"not":[110],"require":[111],"any":[112,118],"simulation":[113],"thus":[115],"avoids":[117],"runtime":[119,128],"overheads.":[120],"Preliminary":[121],"results":[122],"show":[123],"huge":[125],"gain":[126],"compared":[129],"simulation-based":[131],"DSE.":[132]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}