{"id":"https://openalex.org/W2616907246","doi":"https://doi.org/10.1109/ddecs.2017.7934554","title":"Structure-preserving modeling of safety-critical combinational circuits","display_name":"Structure-preserving modeling of safety-critical combinational circuits","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2616907246","doi":"https://doi.org/10.1109/ddecs.2017.7934554","mag":"2616907246"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004696566","display_name":"Feim Ridvan Rasim","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Feim Ridvan Rasim","raw_affiliation_strings":["Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077680418","display_name":"Canan Kocar","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Canan Kocar","raw_affiliation_strings":["Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015506172","display_name":"Sebastian Sattler","orcid":"https://orcid.org/0000-0002-6491-0754"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian M. Sattler","raw_affiliation_strings":["Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Reliable Circuits and Systems, Friedrich-Alexander University Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":0.3792,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45032277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7423264980316162},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.6709523797035217},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.6229267120361328},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6021872162818909},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.573849618434906},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5427378416061401},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49542033672332764},{"id":"https://openalex.org/keywords/swap","display_name":"Swap (finance)","score":0.49108219146728516},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4713066518306732},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4342724680900574},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4225546717643738},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4168128967285156},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38482704758644104},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3833116590976715},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3702336549758911},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20347729325294495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14497700333595276},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.12193968892097473},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12103676795959473}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7423264980316162},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.6709523797035217},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.6229267120361328},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6021872162818909},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.573849618434906},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5427378416061401},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49542033672332764},{"id":"https://openalex.org/C99821215","wikidata":"https://www.wikidata.org/wiki/Q1136583","display_name":"Swap (finance)","level":2,"score":0.49108219146728516},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4713066518306732},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4342724680900574},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4225546717643738},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4168128967285156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38482704758644104},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3833116590976715},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3702336549758911},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20347729325294495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14497700333595276},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.12193968892097473},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12103676795959473},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W126669574","https://openalex.org/W1506102518"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"In":[0,131],"this":[1,51,148],"work,":[2],"a":[3,16,24,30,56,155],"representative":[4],"combinational":[5],"circuit":[6],"is":[7,20,35,55,76,94,97,149],"abstracted":[8],"from":[9],"transistor":[10],"level":[11,14],"to":[12,37,78,119,133,144,153],"gate":[13],"and":[15,41,84,126,129,158],"structure":[17,140],"preserving":[18,141],"transition":[19],"carried":[21],"out":[22],"into":[23],"signal":[25,31,46,57],"flow":[26,32,47,58],"graph.":[27,48],"For":[28],"creating":[29],"plan":[33],"it":[34],"necessary":[36],"swap":[38],"the":[39,42,45,53,64,67,71,80,91,136,139,150],"nodes":[40],"edges":[43],"in":[44,100,112,122],"After":[49],"executing":[50],"action":[52],"result":[54],"plan.":[59],"A":[60],"value":[61],"table":[62],"exhibits":[63],"coding":[65],"of":[66],"whole":[68],"circuit.":[69],"Then":[70],"so":[72],"called":[73],"module":[74],"view":[75],"used":[77],"get":[79],"familiar":[81],"compact":[82],"display":[83],"neighborhood":[85],"relations":[86],"are":[87],"repeated":[88],"once":[89],"more,":[90],"resolution":[92],"method":[93],"used.":[95],"It":[96],"observed":[98],"that":[99],"digital":[101],"circuits,":[102],"undefined":[103],"results":[104],"can":[105],"occur":[106],"but":[107],"these":[108],"must":[109],"be":[110,120,145],"avoided":[111],"safety":[113],"critical":[114],"circuits.":[115],"These":[116],"events":[117],"have":[118],"secured":[121],"practice":[123],"by":[124],"costly":[125],"expensive":[127],"verification":[128],"testing.":[130],"order":[132],"deal":[134],"with":[135],"problem":[137],"now,":[138],"modeling":[142],"has":[143],"understood,":[146],"since":[147],"only":[151],"way":[152],"achieve":[154],"one-purpose,":[156],"qualitative":[157],"cost":[159],"effective":[160],"search":[161],"for":[162],"errors.":[163]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}