{"id":"https://openalex.org/W2410863089","doi":"https://doi.org/10.1109/ddecs.2016.7482474","title":"A new user-friendly ATPG platform for digital circuits","display_name":"A new user-friendly ATPG platform for digital circuits","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2410863089","doi":"https://doi.org/10.1109/ddecs.2016.7482474","mag":"2410863089"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038424500","display_name":"Michal Lipovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108804","display_name":"Institute of Informatics and Statistics","ror":"https://ror.org/01h06db67","country_code":"SK","type":"facility","lineage":["https://openalex.org/I4210108804"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"M. Lipovsky","raw_affiliation_strings":["Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia","institution_ids":["https://openalex.org/I4210108804"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037392904","display_name":"J. Svarc","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108804","display_name":"Institute of Informatics and Statistics","ror":"https://ror.org/01h06db67","country_code":"SK","type":"facility","lineage":["https://openalex.org/I4210108804"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"J. Svarc","raw_affiliation_strings":["Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia","institution_ids":["https://openalex.org/I4210108804"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068614368","display_name":"Elena Gramatov\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108804","display_name":"Institute of Informatics and Statistics","ror":"https://ror.org/01h06db67","country_code":"SK","type":"facility","lineage":["https://openalex.org/I4210108804"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"E. Gramatova","raw_affiliation_strings":["Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies STU in Bratislava, Slovakia","institution_ids":["https://openalex.org/I4210108804"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023119816","display_name":"Petr Fi\u0161er","orcid":"https://orcid.org/0000-0001-5306-6343"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"P. Fiser","raw_affiliation_strings":["Faculty of Information Technology \u010cVUT in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology \u010cVUT in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038424500"],"corresponding_institution_ids":["https://openalex.org/I4210108804"],"apc_list":null,"apc_paid":null,"fwci":0.3221,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.56181735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8902103900909424},{"id":"https://openalex.org/keywords/test-bench","display_name":"Test bench","score":0.6939221620559692},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6272952556610107},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6177695989608765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6114519834518433},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.5973615646362305},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5644255876541138},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5415686368942261},{"id":"https://openalex.org/keywords/user-friendly","display_name":"User Friendly","score":0.5039495825767517},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.45608091354370117},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4038671553134918},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3715948164463043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.369891494512558},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36436089873313904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25701385736465454},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.23134160041809082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12656700611114502},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11241194605827332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09888002276420593},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09289094805717468}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8902103900909424},{"id":"https://openalex.org/C2776266606","wikidata":"https://www.wikidata.org/wiki/Q476482","display_name":"Test bench","level":2,"score":0.6939221620559692},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6272952556610107},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6177695989608765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6114519834518433},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.5973615646362305},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5644255876541138},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5415686368942261},{"id":"https://openalex.org/C61437842","wikidata":"https://www.wikidata.org/wiki/Q281291","display_name":"User Friendly","level":2,"score":0.5039495825767517},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.45608091354370117},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4038671553134918},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3715948164463043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.369891494512558},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36436089873313904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25701385736465454},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.23134160041809082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12656700611114502},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11241194605827332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09888002276420593},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09289094805717468},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1999039453","https://openalex.org/W2126693329","https://openalex.org/W2130022711","https://openalex.org/W2152406824","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W2542800311","https://openalex.org/W2031110496","https://openalex.org/W2157154381","https://openalex.org/W3147038789","https://openalex.org/W4253743993","https://openalex.org/W1923485359","https://openalex.org/W2288548055","https://openalex.org/W2913077774","https://openalex.org/W4248287414","https://openalex.org/W1896809008"],"abstract_inverted_index":{"The":[0,18,76,105],"paper":[1],"presents":[2],"a":[3,38,62,67,80,113],"new":[4,63,106],"graphical":[5],"platform":[6,19,57,77,111],"for":[7,15,25,42,65,97,117],"automatic":[8,107],"test":[9,26,83,95,108],"patterns":[10,84],"generation":[11,28,93,110],"and":[12,29,33,92],"fault":[13,30,89,103],"simulation":[14],"digital":[16,69],"circuits.":[17],"integrates":[20],"two":[21],"existing":[22],"academic":[23],"tools":[24,36],"pattern":[27,109],"simulation:":[31],"ATALANTA":[32],"HOPE.":[34],"Both":[35],"use":[37],"specific":[39],"format":[40,74],"\"bench\"":[41],"circuit":[43,70],"description":[44],"which":[45],"is":[46],"not":[47],"suitable":[48,116],"in":[49],"connection":[50],"to":[51,72,87],"professional":[52],"CAD":[53],"tools.":[54],"Therefore,":[55],"the":[56,73,88,101],"has":[58],"been":[59],"extended":[60],"by":[61],"translator":[64],"mapping":[66],"VHDL":[68],"model":[71],"\"bench\".":[75],"contains":[78],"also":[79],"separate":[81],"random":[82],"generator":[85],"linked":[86],"simulator":[90],"HOPE":[91],"of":[94],"pairs":[96],"delay":[98],"faults":[99],"using":[100],"transition":[102],"model.":[104],"provides":[112],"user-friendly":[114],"environment":[115],"education.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}