{"id":"https://openalex.org/W2418269705","doi":"https://doi.org/10.1109/ddecs.2016.7482458","title":"FPGA-controlled PCBA power-on self-test using processor's debug features","display_name":"FPGA-controlled PCBA power-on self-test using processor's debug features","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2418269705","doi":"https://doi.org/10.1109/ddecs.2016.7482458","mag":"2418269705"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091108518","display_name":"Boyang Du","orcid":"https://orcid.org/0000-0002-1305-0459"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"B. Du","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077786972","display_name":"Julio P\u00e9rez Acle","orcid":"https://orcid.org/0000-0001-9259-558X"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"J. Perez Acle","raw_affiliation_strings":["Facultad de Ingenier\u00eda, Universidad de la Rep\u00fablica, Montevideo, Uruguay"],"affiliations":[{"raw_affiliation_string":"Facultad de Ingenier\u00eda, Universidad de la Rep\u00fablica, Montevideo, Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045334611","display_name":"Anton T\u0161ertov","orcid":"https://orcid.org/0000-0003-4084-7313"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Tsertov","raw_affiliation_strings":["Testonica Lab, Tallinn, Estonia"],"affiliations":[{"raw_affiliation_string":"Testonica Lab, Tallinn, Estonia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5091108518"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73475164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8452845811843872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7926925420761108},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7366505861282349},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7148568630218506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6441341638565063},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.49966979026794434},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4267125725746155},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4233253300189972},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.41896528005599976},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.219213604927063},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18598398566246033},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10374242067337036}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8452845811843872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7926925420761108},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7366505861282349},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7148568630218506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6441341638565063},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.49966979026794434},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4267125725746155},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4233253300189972},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.41896528005599976},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.219213604927063},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18598398566246033},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10374242067337036},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2016.7482458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2650642","is_oa":false,"landing_page_url":"http://porto.polito.it/2650642/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1529321577","https://openalex.org/W1758070133","https://openalex.org/W1971688816","https://openalex.org/W1981066526","https://openalex.org/W1992204614","https://openalex.org/W2102251512","https://openalex.org/W2108107909","https://openalex.org/W2123290596","https://openalex.org/W2127299204","https://openalex.org/W2162696040","https://openalex.org/W2520436499","https://openalex.org/W4242469033","https://openalex.org/W4244825689","https://openalex.org/W4244959229","https://openalex.org/W6648536555"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"When":[0],"facing":[1],"in-field":[2],"board":[3],"test,":[4],"the":[5,17,31,38,42,45,48,53,71,81,90,94,99,106,110,114,133,140,145,157,164,169,173],"functional":[6],"approach":[7],"plays":[8],"an":[9,27,118,124],"important":[10],"role.":[11],"Often,":[12],"it":[13,150],"corresponds":[14],"to":[15,19,66,79,88,129,132,163],"forcing":[16],"processor":[18],"execute":[20],"a":[21,153],"test":[22,49,107],"program":[23,50,108],"(which":[24],"could":[25],"be":[26,58],"application":[28],"one),":[29],"observing":[30,168],"produced":[32],"results":[33,39,138],"(e.g.,":[34],"by":[35,70,85],"looking":[36],"at":[37,44],"written":[40],"in":[41,60,156],"memory":[43],"end":[46],"of":[47,144,167,172],"execution).":[51],"However,":[52],"fault":[54,96,159],"coverage":[55,160],"that":[56,149],"can":[57,151],"achieved":[59,95,158],"this":[61,75],"way":[62],"is":[63,127],"often":[64],"difficult":[65],"compute,":[67],"and":[68,92,142,147],"limited":[69],"reduced":[72],"observability.":[73],"In":[74,98],"paper":[76],"we":[77,102],"propose":[78],"use":[80],"debug":[82,115],"features":[83],"provided":[84],"many":[86],"processors":[87],"enhance":[89],"observability,":[91],"hence":[93],"coverage.":[97],"proposed":[100],"architecture":[101],"monitor":[103],"on-the-fly":[104],"during":[105],"execution":[109],"information":[111],"accessible":[112],"through":[113],"port":[116],"using":[117],"ad":[119],"hoc":[120],"module":[121],"mapped":[122],"on":[123],"FPGA":[125],"which":[126],"assumed":[128],"exist":[130],"close":[131],"processor.":[134],"We":[135],"provide":[136,152],"experimental":[137],"showing":[139],"feasibility":[141],"cost":[143],"approach,":[146],"demonstrate":[148],"significant":[154],"increase":[155],"with":[161],"respect":[162],"popular":[165],"solution":[166],"final":[170],"content":[171],"memory.":[174]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}