{"id":"https://openalex.org/W2142401317","doi":"https://doi.org/10.1109/ddecs.2011.5783135","title":"Dynamic placement applications into Self Adaptive network on FPGA","display_name":"Dynamic placement applications into Self Adaptive network on FPGA","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2142401317","doi":"https://doi.org/10.1109/ddecs.2011.5783135","mag":"2142401317"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://library.utia.cas.cz/separaty/2012/ZS/kadlec-dynamic placement applications into self adaptive network on fpga.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039303091","display_name":"Petr Honz\u00edk","orcid":"https://orcid.org/0000-0001-6545-6461"},"institutions":[{"id":"https://openalex.org/I4210152995","display_name":"\u010cIP Plus (Czechia)","ror":"https://ror.org/0497wpq23","country_code":"CZ","type":"other","lineage":["https://openalex.org/I4210152995"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Petr Honzik","raw_affiliation_strings":["\u010cIP plus, s.r.o., Pribram, Czech Republic","\u010cIP plus, s.r.o., Mil\u00ednsk\u00e1 130, P\u0159\u00edbram, 26101, Czech Republic"],"affiliations":[{"raw_affiliation_string":"\u010cIP plus, s.r.o., Pribram, Czech Republic","institution_ids":["https://openalex.org/I4210152995"]},{"raw_affiliation_string":"\u010cIP plus, s.r.o., Mil\u00ednsk\u00e1 130, P\u0159\u00edbram, 26101, Czech Republic","institution_ids":["https://openalex.org/I4210152995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103751710","display_name":"Ji\u0159\u00ed Kadlec","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Kadlec","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR v.v.i., Praque, Czech Republic","Department of Signal Processing, UTIA AV CR v.v.i., Pod vod\u00e1renskou v\u011b\u017e\u00ed 4, Praha 8, 182 08, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR v.v.i., Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR v.v.i., Pod vod\u00e1renskou v\u011b\u017e\u00ed 4, Praha 8, 182 08, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5039303091"],"corresponding_institution_ids":["https://openalex.org/I4210152995"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17007055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"453","last_page":"456"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.880574643611908},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8676081895828247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7796287536621094},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47044438123703003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4662213623523712},{"id":"https://openalex.org/keywords/adaptive-system","display_name":"Adaptive system","score":0.4423466622829437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3962475061416626},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34432071447372437},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12626352906227112}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.880574643611908},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8676081895828247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7796287536621094},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47044438123703003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4662213623523712},{"id":"https://openalex.org/C52970973","wikidata":"https://www.wikidata.org/wiki/Q2497134","display_name":"Adaptive system","level":2,"score":0.4423466622829437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3962475061416626},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34432071447372437},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12626352906227112}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2011.5783135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:asep.lib.cas.cz:CavUnEpca/0373960","is_oa":true,"landing_page_url":"http://hdl.handle.net/11104/0206994","pdf_url":"http://library.utia.cas.cz/separaty/2012/ZS/kadlec-dynamic placement applications into self adaptive network on fpga.pdf","source":{"id":"https://openalex.org/S7407055266","display_name":"ASEP","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:asep.lib.cas.cz:CavUnEpca/0373960","is_oa":true,"landing_page_url":"http://hdl.handle.net/11104/0206994","pdf_url":"http://library.utia.cas.cz/separaty/2012/ZS/kadlec-dynamic placement applications into self adaptive network on fpga.pdf","source":{"id":"https://openalex.org/S7407055266","display_name":"ASEP","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2142401317.pdf","grobid_xml":"https://content.openalex.org/works/W2142401317.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1550671116","https://openalex.org/W2121727820","https://openalex.org/W2121863487","https://openalex.org/W2155071901","https://openalex.org/W4214717370","https://openalex.org/W4248152213"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W2204754129","https://openalex.org/W1569711686"],"abstract_inverted_index":{"The":[0,15,35,51],"presented":[1],"work":[2,16],"deals":[3],"with":[4,7],"reconfigurable":[5],"systems":[6],"Self":[8,28],"Adaptivity":[9],"based":[10,18],"on":[11,19,48,57],"the":[12,58,61],"FPGA":[13,24],"technology.":[14],"is":[17],"partial":[20],"dynamic":[21],"reconfiguration":[22],"of":[23,53,60],"devices":[25],"and":[26,33,41],"analyzes":[27],"Adaptive":[29,43],"systems,":[30],"their":[31],"elements":[32],"features.":[34],"main":[36],"part":[37],"introduces":[38],"placement":[39],"algorithms":[40],"Step":[42],"algorithm":[44,54],"for":[45],"improving":[46],"mapping":[47],"running":[49],"network.":[50],"tests":[52],"are":[55],"done":[56],"sets":[59],"test":[62],"applications.":[63]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}