{"id":"https://openalex.org/W2128873416","doi":"https://doi.org/10.1109/ddecs.2010.5654683","title":"Cumulative embedded memory failure bitmap display & analysis","display_name":"Cumulative embedded memory failure bitmap display & analysis","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2128873416","doi":"https://doi.org/10.1109/ddecs.2010.5654683","mag":"2128873416"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5654683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5654683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032071290","display_name":"N. Campanelli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093854","display_name":"TrueOne Semiconductor (China)","ror":"https://ror.org/00h9s7503","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210093854"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"N. Campanelli","raw_affiliation_strings":["NplusT Semiconductor Application Center, Montecastrilli (TR), Italy","NplusT Semiconductor Application Center Montecastrilli (TR), Italy"],"affiliations":[{"raw_affiliation_string":"NplusT Semiconductor Application Center, Montecastrilli (TR), Italy","institution_ids":["https://openalex.org/I4210093854"]},{"raw_affiliation_string":"NplusT Semiconductor Application Center Montecastrilli (TR), Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089972415","display_name":"T. Kerekes","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093854","display_name":"TrueOne Semiconductor (China)","ror":"https://ror.org/00h9s7503","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210093854"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"T. Kerekes","raw_affiliation_strings":["NplusT Semiconductor Application Center, Montecastrilli (TR), Italy","NplusT Semiconductor Application Center Montecastrilli (TR), Italy"],"affiliations":[{"raw_affiliation_string":"NplusT Semiconductor Application Center, Montecastrilli (TR), Italy","institution_ids":["https://openalex.org/I4210093854"]},{"raw_affiliation_string":"NplusT Semiconductor Application Center Montecastrilli (TR), Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101437140","display_name":"Maur\u00edcio Carvalho","orcid":"https://orcid.org/0000-0002-4877-4609"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. De Carvalho","raw_affiliation_strings":["Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067643032","display_name":"Alessandro Panariti","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Panariti","raw_affiliation_strings":["Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024226992","display_name":"D. Appello","orcid":"https://orcid.org/0000-0001-8178-2785"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Appello","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza (MI), Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza (MI), Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109064750","display_name":"M. Barone","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Barone","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza (MI), Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza (MI), Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5032071290"],"corresponding_institution_ids":["https://openalex.org/I4210093854"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.16790628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6950021982192993},{"id":"https://openalex.org/keywords/bitmap","display_name":"Bitmap","score":0.6800752878189087},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.6048006415367126},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5447694659233093},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48963648080825806},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46263259649276733},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4539960026741028},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43819135427474976},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4250798225402832},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.42356887459754944},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4208076000213623},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.3877267837524414},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33899903297424316},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33471494913101196},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30454540252685547},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.29764777421951294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17602470517158508},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11870953440666199}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6950021982192993},{"id":"https://openalex.org/C3115412","wikidata":"https://www.wikidata.org/wiki/Q1194708","display_name":"Bitmap","level":2,"score":0.6800752878189087},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.6048006415367126},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5447694659233093},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48963648080825806},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46263259649276733},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4539960026741028},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43819135427474976},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4250798225402832},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.42356887459754944},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4208076000213623},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.3877267837524414},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33899903297424316},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33471494913101196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30454540252685547},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.29764777421951294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17602470517158508},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11870953440666199},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2010.5654683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5654683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2374358","is_oa":false,"landing_page_url":"http://porto.polito.it/2374358/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W2021130660","https://openalex.org/W2106935654","https://openalex.org/W2131192688","https://openalex.org/W2164333395","https://openalex.org/W2169517241","https://openalex.org/W6655584797"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W2753615087","https://openalex.org/W2045451527","https://openalex.org/W2375625076","https://openalex.org/W4386793373","https://openalex.org/W2999459628","https://openalex.org/W2612506697","https://openalex.org/W4293159259"],"abstract_inverted_index":{"An":[0],"effective":[1],"silicon":[2],"debug":[3],"and":[4,17,45,50,54,100],"diagnosis":[5],"process":[6,98],"has":[7],"to":[8],"be":[9],"supported":[10],"by":[11],"on-chip":[12],"hardware":[13],"structures,":[14],"stimulation":[15],"equipments":[16],"software":[18,29],"tools":[19],"for":[20,31,79],"analysis.":[21],"In":[22],"this":[23,37],"paper,":[24],"the":[25,42,46,61,90,93],"characteristics":[26],"of":[27,92],"a":[28,69,71,74],"tool":[30,38,94],"memory":[32,43,48,66],"failure":[33,56],"analysis":[34,63],"are":[35,87],"presented;":[36],"takes":[39],"into":[40],"account":[41],"topology":[44],"executed":[47],"test,":[49],"returns":[51],"both":[52],"syndrome":[53],"shape-based":[55],"statistics.":[57],"Furthermore,":[58],"it":[59],"allows":[60],"cumulative":[62],"over":[64],"many":[65],"cuts":[67],"inside":[68],"die,":[70],"wafer":[72],"or":[73],"lot.":[75],"The":[76],"results":[77],"obtained":[78],"embedded":[80],"SRAMs":[81],"tested":[82],"using":[83],"March":[84],"test":[85],"algorithms":[86],"presented,":[88],"demonstrating":[89],"capability":[91],"in":[95],"underlining":[96],"manufacturing":[97],"weaknesses":[99],"systematic":[101],"constructive":[102],"marginalities.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}