{"id":"https://openalex.org/W2039565954","doi":"https://doi.org/10.1109/ddecs.2010.5491832","title":"Asynchronous design, Quo Vadis?","display_name":"Asynchronous design, Quo Vadis?","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2039565954","doi":"https://doi.org/10.1109/ddecs.2010.5491832","mag":"2039565954"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491832","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491832","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5491832","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5491832","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["University of Newcastle, UK","Newcastle University,  United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Newcastle, UK","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University,  United Kingdom","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5029446985"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10718278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8801442384719849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7711622714996338},{"id":"https://openalex.org/keywords/status-quo","display_name":"Status quo","score":0.613024115562439},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5940251350402832},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.5109023451805115},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5093435049057007},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49677425622940063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4690426290035248},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.4207516014575958},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3773844838142395},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36736005544662476},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24779543280601501},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.22526508569717407},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19434332847595215},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18127253651618958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14619246125221252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10644152760505676}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8801442384719849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7711622714996338},{"id":"https://openalex.org/C2776748549","wikidata":"https://www.wikidata.org/wiki/Q201610","display_name":"Status quo","level":2,"score":0.613024115562439},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5940251350402832},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.5109023451805115},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5093435049057007},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49677425622940063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4690426290035248},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.4207516014575958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3773844838142395},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36736005544662476},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24779543280601501},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.22526508569717407},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19434332847595215},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18127253651618958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14619246125221252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10644152760505676},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491832","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491832","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5491832","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/ddecs.2010.5491832","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491832","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5491832","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2039565954.pdf","grobid_xml":"https://content.openalex.org/works/W2039565954.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2129978639","https://openalex.org/W2362759320","https://openalex.org/W2279224052","https://openalex.org/W2545105736","https://openalex.org/W304800142","https://openalex.org/W2770353918","https://openalex.org/W2388325543","https://openalex.org/W137380470","https://openalex.org/W2362706271"],"abstract_inverted_index":{"This":[0],"talk":[1],"will":[2,61,77,104],"briefly":[3],"discuss":[4],"the":[5,8,20,46,52,89,96,133],"history":[6],"of":[7,23,84,98],"asynchronous":[9,33],"design":[10],"methodology,":[11],"as":[12,64],"its":[13],"principles":[14],"and":[15,25,36,42,48,59,72,101,115,124],"approaches":[16],"have":[17],"evolved":[18],"through":[19],"various":[21,112],"notions":[22],"circuits":[24],"systems":[26,100,107],"operating":[27],"without":[28],"a":[29],"global":[30],"clock,":[31],"i.e.,":[32],"FSMs,":[34],"speed-independent":[35],"delay-insensitive":[37],"circuits,":[38],"self-timed":[39,99,117],"systems,":[40],"multi-synchronous":[41],"GALS":[43],"SOCs.":[44],"Along":[45],"way,":[47],"focusing":[49],"more":[50],"on":[51,132],"present":[53],"day":[54],"hiatus,":[55],"opportunities,":[56],"success":[57],"stories":[58],"problems":[60],"be":[62,78,129],"discussed":[63],"they":[65],"are":[66],"being":[67],"faced":[68],"in":[69,88,95],"academic":[70],"research":[71,90],"industrial":[73],"exploitation.":[74],"The":[75],"speaker":[76],"happy":[79],"to":[80,139],"share":[81],"his":[82],"experiences":[83],"near":[85],"thirty":[86],"years":[87],"he":[91,128,135],"has":[92],"been":[93],"involved":[94],"area":[97],"circuits.":[102],"These":[103],"cover":[105],"designing":[106],"with":[108],"multiple":[109],"clock":[110],"domains,":[111],"signalling":[113],"schemes":[114],"protocols,":[116],"circuit":[118],"synthesis,":[119],"verification,":[120],"Petri":[121],"nets,":[122],"timing-elastic":[123],"power-adaptive":[125],"systems.":[126],"Should":[127],"particularly":[130],"adventurous":[131],"day,":[134],"might":[136],"even":[137],"try":[138],"make":[140],"some":[141],"predictions":[142],"into":[143],"future":[144],"developments.":[145]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}