{"id":"https://openalex.org/W2117757016","doi":"https://doi.org/10.1109/ddecs.2010.5491816","title":"Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching","display_name":"Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2117757016","doi":"https://doi.org/10.1109/ddecs.2010.5491816","mag":"2117757016"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023338990","display_name":"Vlastimil Ko\u0161a\u0159","orcid":"https://orcid.org/0000-0002-8851-1520"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"CESNET, z\u00e1jmov\u00e9 sdru\u017een\u00ed pr\u00e1vnick\u00fdch osob","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]},{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Vlastimil Kosar","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic","CESNET, z.s.p.o., Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"CESNET, z.s.p.o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021958683"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67929074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10911","display_name":"Chemical Synthesis and Analysis","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/regular-expression","display_name":"Regular expression","score":0.8634657859802246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7970969676971436},{"id":"https://openalex.org/keywords/nondeterministic-algorithm","display_name":"Nondeterministic algorithm","score":0.7348407506942749},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5394914746284485},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49991321563720703},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.494095116853714},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49119994044303894},{"id":"https://openalex.org/keywords/nondeterministic-finite-automaton","display_name":"Nondeterministic finite automaton","score":0.47928112745285034},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.4771974980831146},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.42410799860954285},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.410087525844574},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39377015829086304},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.37018316984176636},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1484811007976532},{"id":"https://openalex.org/keywords/automata-theory","display_name":"Automata theory","score":0.12074014544487},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09305959939956665}],"concepts":[{"id":"https://openalex.org/C121329065","wikidata":"https://www.wikidata.org/wiki/Q185612","display_name":"Regular expression","level":2,"score":0.8634657859802246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7970969676971436},{"id":"https://openalex.org/C176181172","wikidata":"https://www.wikidata.org/wiki/Q3490301","display_name":"Nondeterministic algorithm","level":2,"score":0.7348407506942749},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5394914746284485},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49991321563720703},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.494095116853714},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49119994044303894},{"id":"https://openalex.org/C158008952","wikidata":"https://www.wikidata.org/wiki/Q617295","display_name":"Nondeterministic finite automaton","level":4,"score":0.47928112745285034},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4771974980831146},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.42410799860954285},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.410087525844574},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39377015829086304},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37018316984176636},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1484811007976532},{"id":"https://openalex.org/C116248031","wikidata":"https://www.wikidata.org/wiki/Q214526","display_name":"Automata theory","level":3,"score":0.12074014544487},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09305959939956665},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1556957983","https://openalex.org/W1655192411","https://openalex.org/W1707172707","https://openalex.org/W1891233321","https://openalex.org/W1911613893","https://openalex.org/W1960511147","https://openalex.org/W2000667158","https://openalex.org/W2030102079","https://openalex.org/W2086923710","https://openalex.org/W2096474000","https://openalex.org/W2099290142","https://openalex.org/W2113425091","https://openalex.org/W2116967744","https://openalex.org/W2118599039","https://openalex.org/W2135932040","https://openalex.org/W2145492393","https://openalex.org/W2153244370","https://openalex.org/W2160702694","https://openalex.org/W2162080541","https://openalex.org/W4242309756","https://openalex.org/W6637452973","https://openalex.org/W6683617127"],"related_works":["https://openalex.org/W4249650827","https://openalex.org/W2090734721","https://openalex.org/W3143588635","https://openalex.org/W2770489137","https://openalex.org/W2790652601","https://openalex.org/W3094387502","https://openalex.org/W2115419634","https://openalex.org/W2089404966","https://openalex.org/W2059979350","https://openalex.org/W2146605784"],"abstract_inverted_index":{"With":[0],"the":[1,29,66,109,121,139,177],"growing":[2],"number":[3],"of":[4,18,44,56,68,78,89,97,120,132,141,158],"viruses":[5],"and":[6,33,91,148],"network":[7],"attacks,":[8],"Intrusion":[9],"Detection":[10],"Systems":[11],"have":[12,35],"to":[13,24,38,74,100,107,116,135,168,175],"match":[14,75],"a":[15,53,118,162,180],"large":[16],"set":[17,55,77],"regular":[19,57,79,98,159],"expressions":[20,80,99],"at":[21,81],"multi-gigabit":[22,82],"speed":[23],"detect":[25],"malicious":[26],"activities":[27],"on":[28],"network.":[30],"Many":[31],"algorithms":[32],"architectures":[34],"been":[36],"designed":[37,106],"accelerate":[39],"pattern":[40],"matching,":[41],"but":[42],"most":[43],"them":[45],"can":[46,127],"be":[47],"used":[48],"only":[49],"for":[50,94,154],"strings":[51],"or":[52],"small":[54],"expressions.":[58,160],"We":[59],"propose":[60],"new":[61,103],"NFA-Split":[62],"architecture,":[63],"which":[64,137,173],"reduces":[65,138],"amount":[67,140],"consumed":[69],"FPGA":[70],"resources":[71],"in":[72,114,179],"order":[73,115],"larger":[76],"speed.":[83],"The":[84,125],"proposed":[85],"reduction":[86],"uses":[87],"model":[88],"nondeterministic":[90,110],"deterministic":[92],"automaton":[93,111],"effective":[95],"mapping":[96],"FPGA.":[101],"A":[102],"algorithm":[104,126],"is":[105,166],"split":[108],"transition":[112,133,164],"table":[113,122,134,165,178],"map":[117],"part":[119],"into":[123],"memory.":[124],"place":[128],"more":[129,145,151],"than":[130,146,152],"49%":[131],"memory,":[136],"look-up":[142],"tables":[143],"by":[144,150],"43%":[147],"flip-flops":[149],"38%":[153],"all":[155],"selected":[156],"sets":[157],"Moreover,":[161],"sparse":[163],"mapped":[167],"memory":[169],"with":[170],"overlapped":[171],"rows,":[172],"enables":[174],"store":[176],"highly":[181],"compact":[182],"form.":[183]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-02-25T21:11:00.739837","created_date":"2025-10-10T00:00:00"}