{"id":"https://openalex.org/W1970106301","doi":"https://doi.org/10.1109/ddecs.2010.5491804","title":"Design \u2014 Time configurable processor basic structure","display_name":"Design \u2014 Time configurable processor basic structure","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W1970106301","doi":"https://doi.org/10.1109/ddecs.2010.5491804","mag":"1970106301"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080218827","display_name":"Filip Adamec","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Filip Adamec","raw_affiliation_strings":["Department of Radio Electronics, Brno University of Technology, Brno, Czech Republic","[Dept. of Radio Electronics, Brno University of Technology, Brno, Czech, Republic]"],"affiliations":[{"raw_affiliation_string":"Department of Radio Electronics, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"[Dept. of Radio Electronics, Brno University of Technology, Brno, Czech, Republic]","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050098499","display_name":"Tom\u00e1\u0161 Fr\u00fdza","orcid":"https://orcid.org/0000-0001-7313-6142"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Fryza","raw_affiliation_strings":["Department of Radio Electronics, Brno University of Technology, Brno, Czech Republic","[Dept. of Radio Electronics, Brno University of Technology, Brno, Czech, Republic]"],"affiliations":[{"raw_affiliation_string":"Department of Radio Electronics, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"[Dept. of Radio Electronics, Brno University of Technology, Brno, Czech, Republic]","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080218827"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.06032572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8029478788375854},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6160454154014587},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5924994349479675},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5440364480018616},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5180599689483643},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.505469560623169},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.4914447069168091},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48301395773887634},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44039782881736755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4073607921600342},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3192393183708191},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13215363025665283},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12660598754882812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11036387085914612},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06008964776992798}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8029478788375854},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6160454154014587},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5924994349479675},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5440364480018616},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5180599689483643},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.505469560623169},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.4914447069168091},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48301395773887634},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44039782881736755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4073607921600342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3192393183708191},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13215363025665283},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12660598754882812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11036387085914612},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06008964776992798},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321005","display_name":"Ministerstvo \u0160kolstv\u00ed, Ml\u00e1de\u017ee a T\u011blov\u00fdchovy","ror":"https://ror.org/037n8p820"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2129109920","https://openalex.org/W6679454873"],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W122453572","https://openalex.org/W3023876411","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W1757458251","https://openalex.org/W123152114","https://openalex.org/W2141090099"],"abstract_inverted_index":{"In":[0,27],"this":[1],"work":[2,44,47],"the":[3,28,30],"concept":[4],"of":[5,15,43],"design":[6],"time":[7],"configurable":[8],"processor":[9,17],"is":[10,20,36,39,48],"introduced.":[11],"The":[12],"basic":[13],"architecture":[14],"designed":[16],"core.":[18],"There":[19,38],"described":[21],"minimal":[22],"core":[23],"configuration":[24],"(integer":[25],"core).":[26],"conclusion,":[29],"comparison":[31],"between":[32],"other":[33],"similar":[34],"designs":[35],"outlined.":[37],"summarized":[40],"actual":[41],"state":[42],"and":[45],"future":[46],"proposed":[49],"as":[50],"well.":[51]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}